Reducing Code Size with Run-time Decompression
|
|
- Megan Wade
- 5 years ago
- Views:
Transcription
1 Reducing Code Size with Run-time Decompression Charles Lefurgy, Eva Piccininni, and Trevor Mudge Advanced Computer Architecture Laboratory Electrical Engineering and Computer Science Dept. The University of Michigan, Ann Arbor High-Performance Computer Architecture (HPCA-6) January 10-12, 2000
2 Motivation Problem: embedded code size Constraints: cost, area, and power Fit program in on-chip memory Compilers vs. hand-coded assembly Portability Development costs Code bloat Solution: code compression Reduce compiled code size Take advantage of instruction repetition Implementation Hardware or software? Code size? Execution speed? CPU I/O RAM Original Program CPU I/O RAM ROM Program ROM Compressed Program Embedded Systems 2
3 Software decompression Previous work Decompression unit: whole program [Tauton91] No memory savings Decompression unit: procedures [Kirovski97][Ernst97] Requires large decompression memory Fragmentation of decompression memory Slow Our work Decompression unit: 1 or 2 cache-lines High performance focus New profiling method 3
4 Dictionary compression algorithm Goal: fast decompression Dictionary contains unique instructions Replace program instructions with short index 32 bits 16 bits 32 bits lw r2,r3 5 lw r2,r3 lw r2,r3 5 lw r15,r3 lw r15,r3 lw r15,r dictionary segment lw r15,r3 30.text segment Original program.text segment (contains indices) Compressed program 4
5 Decompression Algorithm 1. I-cache miss invokes decompressor (exception handler) 2. Fetch index 3. Fetch dictionary word 4. Place instruction in I-cache (special instruction) Write directly into I-cache Decompressed instructions only exist in I-cache I-cache í Memory Add r1,r2,r3 Dictionary Proc. D-cache ô 5... Indices 5
6 Overview CodePack IBM PowerPC First system with instruction stream compression Decompress during I-cache miss Software CodePack Dictionary CodePack Codewords (indices) Fixed-length Variable-length Decompress granularity 1 cache line 2 cache lines Decompression overhead 75 instructions 1120 instructions 6
7 compressio n ratio = CodePack: 55% - 63% Dictionary: 65% - 82% Compression ratio compressed size original size Compression ratio 100% 90% 80% 70% 60% 50% 40% 30% 20% 10% 0% Dictionary CodePack cc1 ghostscript go ijpeg mpeg2enc pegwit perl vortex 7
8 Simulation environment SimpleScalar Pipeline: 5 stage, in-order I-cache: 16KB, 32B lines, 2-way D-cache: 8KB, 16B lines, 2-way Memory: 10 cycle latency, 2 cycle rate 8
9 Performance CodePack: very high overhead Reduce overhead by reducing cache misses Slowdown relative to native code Go CodePack Dictionary Native 4KB 16KB 64KB I-cache size (KB) 9
10 Cache miss Control slowdown by optimizing I-cache miss ratio Slowdown relative to native code % 2% 4% 6% 8% I-cache miss ratio CodePack 4KB CodePack 16KB CodePack 64KB Dictionary 4KB Dictionary 16KB Dictionary 64KB 10
11 Hybrid programs Selective compression Only compress some procedures Trade size for speed Avoid decompression overhead Profile methods Count dynamic instructions Example: Thumb Use when compressed code has more instructions Reduce number of executed instructions Count cache misses Example: CodePack Use when compressed code has longer cache miss latency Reduce cache miss latency 11
12 Cache miss profiling Cache miss profile reduces overhead 50% Loop-oriented benchmarks benefit most Approach performance of native code Slowdown relative to native code Pegwit (encryption) CodePack: dynamic instructions CodePack: cache miss % 70% 80% 90% 100% Compression ratio 12
13 CodePack vs. Dictionary More compression may have better performance CodePack has smaller size than Dictionary compression Even with some native code, CodePack is smaller CodePack is faster due to using more native code 4.0 Ghostscript Slowdown relative to native code CodePack: cache miss Dictionary: cache miss % 70% 80% 90% 100% Compression ratio 13
14 Conclusions High-performance SW decompression possible Dictionary faster than CodePack, but 5-25% compression ratio difference Hardware support I-cache miss exception Store-instruction instruction Tune performance by reducing cache misses Cache size Code placement Selective compression Use cache miss profile for loop-oriented benchmarks Code placement affects decompression overhead Future: unify code placement and compression 14
15 Web page 15
Fast Software-managed Code Decompression
Fast Software-managed Code Decompression Charles Lefurgy and Trevor Mudge Advanced Computer Architecture Laboratory Electrical Engineering and Computer Science Dept. The University of Michigan, Ann Arbor
More informationReducing Code Size with Run-time Decompression
Reducing Code Size with Run-time Decompression Charles Lefurgy, Eva Piccininni, and Trevor Mudge {lefurgy,epiccini,tnm}@eecs.umich.edu http://www.eecs.umich.edu/~tnm/compress EECS Department, University
More informationEvaluation of a High Performance Code Compression Method
Evaluation of a High Performance Code Compression Method Charles Lefurgy, Eva Piccininni, and Trevor Mudge EECS Department, University of Michigan 1301 Beal Ave., Ann Arbor, MI 48109-2122 {lefurgy,epiccini,tnm}@eecs.umich.edu
More informationCompact Binaries with Code Compression in a Software Dynamic Translator
Compact Binaries with Code Compression in a Software Dynamic Translator Stacey Shogan and Bruce R. Childers Department of Computer Science, University of Pittsburgh Pittsburgh, PA 15260 USA {sasst118,
More informationProfile-driven Selective Code Compression
Profile-driven Selective Code Compression Yuan Xie and Wayne Wolf Electrical Engineering Department Princeton University Princeton, NJ 08540, USA yuanxie,wolf@ee.princeton.edu Haris Lekatsas NEC USA 4
More informationCompact Binaries with Code Compression in a Software Dynamic Translator
Compact Binaries with Code Compression in a Software Dynamic Translator Stacey Shogan and Bruce R. Childers Department of Computer Science University of Pittsburgh Pittsburgh, PA 15260 {sasst118, childers}@cs.pitt.edu
More informationInstruction Cache Compression for Embedded Systems by Yujia Jin and Rong Chen
Instruction Cache Compression for Embedded Systems by Yujia Jin and Rong Chen Abstract Code compression could lead to less overall system die area and therefore less cost. This is significant in the embedded
More informationGOLOMB Compression Technique For FPGA Configuration
GOLOMB Compression Technique For FPGA Configuration P.Hema Assistant Professor,EEE Jay Shriram Group Of Institutions ABSTRACT Bit stream compression is important in reconfigurable system design since it
More informationEMBEDDED computing systems are space and cost sensitive.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 14, NO. 5, MAY 2006 525 Code Compression for Embedded VLIW Processors Using Variable-to-Fixed Coding Yuan Xie, Member, IEEE, Wayne
More informationEfficient Placement of Compressed Code for Parallel Decompression
Efficient Placement of Compressed Code for Parallel Decompression Xiaoke Qin and Prabhat Mishra Department of Computer and Information Science and Engineering University of Florida, Gainesville FL 32611-6120,
More informationAn Efficient Code Compression Technique using Application-Aware Bitmask and Dictionary Selection Methods
An Efficient Code Compression Technique using Application-Aware Bitmask and Selection Methods Seok-Won Seong sseong@cise.ufl.edu Prabhat Mishra prabhat@cise.ufl.edu Department of Computer and Information
More informationThe Implementation and Evaluation of Dynamic Code Decompression Using DISE
The Implementation and Evaluation of Dynamic Code Decompression Using DISE MARC L. CORLISS, E. CHRISTOPHER LEWIS, and AMIR ROTH University of Pennsylvania Code compression coupled with dynamic decompression
More informationA Study on Algorithm for Compression and Decompression of Embedded Codes using Xilinx
A Study on Algorithm for Compression and Decompression of Embedded Codes using Xilinx M.Mohana Soundarya 1, Dr.S.Jayachitra 2 1 PG Scholar, Department of ECE, Vivekanandha College of Engineering for Women,
More informationMEMORY is one of the key driving factors in embeddedsystem
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 27, NO. 4, APRIL 2008 673 Bitmask-Based Code Compression for Embedded Systems Seok-Won Seong and Prabhat Mishra, Member,
More informationReduction of Bitstream Transfer Time in FPGA
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 9, Issue 2, Ver. III (Mar - Apr. 2014), PP 82-86 Reduction of Bitstream Transfer Time in
More informationMEMORY is one of the most constrained resources in an
1224 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 28, NO. 8, AUGUST 2009 A Universal Placement Technique of Compressed Instructions for Efficient Parallel Decompression
More informationEMBEDDED systems have become more and more important
1160 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 15, NO. 10, OCTOBER 2007 Code Compression for VLIW Embedded Systems Using a Self-Generating Table Chang Hong Lin, Student Member,
More informationDesign and Simulation of a Pipelined Decompression Architecture for Embedded Systems
Design and Simulation of a Pipelined Decompression Architecture for Embedded Systems Haris Lekatsas Jörg Henkel Wayne Wolf NEC USA NEC USA Princeton University Abstract In the past, systems utilizing code
More informationEnergy Savings Through Compression in Embedded Java Environments
Energy Savings Through Compression in Embedded Java Environments G. Chen, M. Kandemir, N. Vijaykrishnan, M. J. Irwin Microsystems Design Lab Pennsylvania State University University Park, PA 16802, USA
More informationA Novel Decode-Aware Compression Technique for Improved Compression and Decompression
A Novel Decode-Aware Compression Technique for Improved Compression and Decompression J. Suresh Babu, K. Tirumala Rao & P. Srinivas Department Of Electronics & Comm. Engineering, Nimra College of Engineering
More informationFast Floating Point Compression on the Cell BE Processor
Fast Floating Point Compression on the Cell BE Processor Ajith Padyana, T.V. Siva Kumar, P.K.Baruah Sri Satya Sai University Prasanthi Nilayam - 515134 Andhra Pradhesh, India ajith.padyana@gmail.com, tvsivakumar@gmail.com,
More informationInternational Journal of Engineering Trends and Technology (IJETT) Volume 18 Number2- Dec 2014
Compression and Decompression of FPGA Bit Stream Using Bitmask Technique K.Khuresh Gouse 1 N.Chitra 2 K.Maheshwari 3 1 PG Student (M.Tech), 2 Associate Professor, 3 Associate Professor, Dept. of ECE, Gates
More informationMatrix-based software test data decompression for systems-on-a-chip
Journal of Systems Architecture 50 (2004) 247 256 www.elsevier.com/locate/sysarc Matrix-based software test data decompression for systems-on-a-chip Kedarnath Balakrishnan, Nur A. Touba * Computer Engineering
More informationComputing s Energy Problem:
Computing s Energy Problem: (and what we can do about it) Mark Horowitz Stanford University horowitz@ee.stanford.edu 1 of 46 Everything Has A Computer Inside 2of 46 The Reason is Simple: Moore s Law Made
More informationA Hybrid Code Compression Technique using Bitmask and Prefix Encoding with Enhanced Dictionary Selection
A Hybrid Code Compression Technique using Bitmask and Prefix Encoding with Enhanced Dictionary Selection Syed Imtiaz Haider and Leyla Nazhandali Virginia Polytechnic Institute and State University 302
More informationCOMPRESSION OF FPGA BIT STREAMS USING EFFECTIVE RUN LENGTH ENCODING TECHIQUES AND ITS PERFORMANCE ESTIMATION
COMPRESSION OF FPGA BIT STREAMS USING EFFECTIVE RUN LENGTH ENCODING TECHIQUES AND ITS PERFORMANCE ESTIMATION S.Karthick 1, S.Dhivyapriya 2, T.V.P.Sundararajan 3 1 Assistant Professor,Bannari Amman Institute
More informationAccuRAID iscsi Auto-Tiering Best Practice
AccuRAID iscsi Auto-Tiering Best Practice Overview From the perspective of storage features, the performance of SSDs are high, but the cost is also high per GB. Relatively speaking, the cost of a traditional
More informationAddressBus 32. D-cache. Main Memory. D- Engine CPU. DataBus 1. DataBus 2. I-cache
Code Compression as a Variable in Hardware/Software Co-Design Haris Lekatsas Jorg Henkel Wayne Wolf Princeton University NEC USA Princeton University Abstract We present a new way to practice and view
More informationCode Compression for Low Power Embedded System Design
Code Compression for Low Power Embedded System Design Haris Lekatsas Jörg Henkel Wayne Wolf Princeton University NEC USA Princeton University We propose instruction code compression as an efficient method
More informationCompression of FPGA Bitstreams Using Improved RLE Algorithm
International Journal of Scientific & Engineering Research, Volume 4, Issue 6, June-2013 1162 Compression of FPGA Bitstreams Using Improved RLE Algorithm P.Hemnath V.Prabhu Abstract - FPGA are configured
More informationAn Architecture for Combined Test Data Compression and Abort-on-Fail Test
An Architecture for Combined Test Data Compression and Abort-on-Fail Test Erik Larsson and Jon Persson Embedded Systems Laboratory Department of Computer and Information Science Linköpings Universitet,
More informationPersistent Memory Performance Benchmarking & Comparison. Eden Kim, Calypso Systems, Inc. John Kim, Mellanox Technologies, Inc.
Persistent Memory Performance Benchmarking & Comparison Eden Kim, Calypso Systems, Inc. John Kim, Mellanox Technologies, Inc. PM Benchmarking & Comparison Part 1: Test Plan & Workloads Eden Kim of Calypso
More informationA Space-Efficient On-Chip Compressed Cache Organization for High Performance Computing 1
Space-fficient On-hip ompressed ache Organization for High Performance omputing Keun Soo Yim a, Jang-Soo Lee b, Jihong Kim a, Shin-ug Kim c, and Kern Koh a a School of omputer Science and ngineering, Seoul
More informationAn Architecture of Embedded Decompressor with Reconfigurability for Test Compression
IEICE TRANS. INF. & SYST., VOL.E91 D, NO.3 MARCH 2008 713 PAPER Special Section on Test and Verification of VLSIs An Architecture of Embedded Decompressor with Reconfigurability for Test Compression Hideyuki
More informationSpacecraft Simulation Tool. Debbie Clancy JHU/APL
FSW Workshop 2011 Using Flight Software in a Spacecraft Simulation Tool Debbie Clancy JHU/APL debbie.clancy@jhuapl.edu 443-778-7721 Agenda Overview of RBSP and FAST Technical Challenges Dropping FSW into
More informationSatoshi Yoshida and Takuya Kida Graduate School of Information Science and Technology, Hokkaido University
Satoshi Yoshida and Takuya Kida Graduate School of Information Science and Technology, Hokkaido University ompressed Pattern Matching ompressed Data Search Directly 0000 000000 Program Searching on ompressed
More informationCS 341 Computer Architecture and Organization. Lecturer: Bob Wilson Cell Phone: or
CS 341 Computer Architecture and Organization Lecturer: Bob Wilson Cell Phone: 508-577-9895 Email: robert.wilson@umb.edu or bobw@cs.umb.edu 1 Welcome to CS341 This course teaches computer architecture
More informationWHEN WILL YOUR MULTI-TERABYTE IMAGERY STOP REQUIRING YOU TO BUY MORE DATA STORAGE?
PRODUCT BROCHURE WHEN WILL YOUR MULTI-TERABYTE IMAGERY STOP REQUIRING YOU TO BUY MORE DATA STORAGE? WHEN YOU START COMPRESSING IT TO HEXAGON GEOSPATIAL S ECW FORMAT 2 WHEN WILL YOUR MULTI-TERABYTE IMAGERY
More informationDecompression Method For Massive Compressed Files In Mobile Rich Media Applications
2010 10th IEEE International Conference on Computer and Information Technology (CIT 2010) Decompression Method For Massive Compressed Files In Mobile Rich Media Applications Houchen Li, Zhijie Qiu, Lei
More informationCOMPRESSORS WITH SIDE STREAM
NEW CONTROL PLACE METHOD FOR FOR TITLE FIXED SPEED AUTHORS COMPRESSORS WITH SIDE STREAM David Rossi, GE Oil & Gas Laurence Casali, GE Oil & Gas Marco Pelella, GE Oil & Gas Authors David is presently a
More information1.1 The size of the search space Modeling the problem Change over time Constraints... 21
Introduction : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : 1 I What Are the Ages of My Three Sons? : : : : : : : : : : : : : : : : : 9 1 Why Are Some Problems Dicult to Solve? : : :
More informationImage compression: ER Mapper 6.0 ECW v2.0 versus MrSID 1.3
Image compression: ER Mapper 6.0 ECW v2.0 versus MrSID 1.3 With massive file sizes for digital imagery now commonplace, compression is a natural choice to shrink 100 s of GB of imagery down to a manageable
More informationDesign and Evaluation of Adaptive Traffic Control System for Heterogeneous flow conditions
Design and Evaluation of Adaptive Traffic Control System for Heterogeneous flow conditions Tom Mathew IIT Bombay Outline 1. Heterogeneous traffic 2. Traffic Simulation 3. Traffic Signal control 4. Adaptive
More informationEVOLVING HEXAPOD GAITS USING A CYCLIC GENETIC ALGORITHM
Evolving Hexapod Gaits Using a Cyclic Genetic Algorithm Page 1 of 7 EVOLVING HEXAPOD GAITS USING A CYCLIC GENETIC ALGORITHM GARY B. PARKER, DAVID W. BRAUN, AND INGO CYLIAX Department of Computer Science
More informationThe Constrained Ski-Rental Problem and its Application to Online Cloud Cost Optimization
The Constrained Ski-Rental Problem and its Application to Online Cloud Cost Optimization Ali Khanafer *, Murali Kodialam **, Krishna P. N. Puttaswamy ** * Coordinated Science Laboratory, UIUC ** Bell Laboratories,
More informationSolving the problem of serving large image mosaics. Using ECW Connector and Image Web Server with ArcIMS
Solving the problem of serving large image mosaics Using ECW Connector and Image Web Server with ArcIMS A White Paper from Earth Resource Mapping 9 April 2003 Asia Pacific Regional Office Americas Region
More informationIAC-06-D4.1.2 CORRELATIONS BETWEEN CEV AND PLANETARY SURFACE SYSTEMS ARCHITECTURE PLANNING Larry Bell
IAC-06-D4.1.2 CORRELATIONS BETWEEN CEV AND PLANETARY SURFACE SYSTEMS ARCHITECTURE PLANNING Larry Bell Sasakawa International Center for Space Architecture (SICSA), University of Houston, USA e-mail: lbell@uh.edu
More informationInstructors: Randy H. Katz David A. PaGerson hgp://inst.eecs.berkeley.edu/~cs61c/fa10. Fall Lecture #39. Agenda
2/2/ CS 6C: Great Ideas in Computer Architecture (Machine Structures) Project 3 Speed- up and RAID Instructors: Randy H Katz David A PaGerson hgp://insteecsberkeleyedu/~cs6c/fa 2// Fall 2 - - Lecture #39
More informationDecompression of run-time compressed PE-files
Decompression of run-time compressed PE-files MIROSLAV VNUK, PAVOL NÁVRAT Slovak University of Technology Faculty of Informatics and Information Technologies Ilkovičova 3, 842 6 Bratislava, Slovakia Abstract.
More informationSolving MINLPs with BARON. Mustafa Kılınç & Nick Sahinidis Department of Chemical Engineering Carnegie Mellon University
Solving MINLPs with BARON Mustafa Kılınç & Nick Sahinidis Department of Chemical Engineering Carnegie Mellon University MINLP 2014 Carnegie Mellon University June 4, 2014 MIXED-INTEGER NONLINEAR PROGRAMS
More informationCPE/EE 427, CPE 527 VLSI Design I L21: Sequential Circuits. Review: The Regenerative Property
CPE/EE 427, CPE 527 VLSI esign I L21: Sequential Circuits epartment of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( www.ece.uah.edu/~milenka ) www.ece.uah.edu/~milenka/cpe527-5f
More informationVLSI Design I; A. Milenkovic 1
Review: The Regenerative Property V i V o V i V o CPE/EE 47, CPE 57 VLSI esign I : Sequential Circuits epartment of Electrical and Computer Engineering University of labama in Huntsville leksandar Milenkovic
More informationWord-based Statistical Compressors as Natural Language Compression Boosters
Word-based Statistical Compressors as Natural Language Compression Boosters Antonio Fariña 1, Gonzalo Navarro 2, and José R. Paramá 1 1 Database Lab, University of A Coruña, A Coruña, Spain. {fari,parama}@udc.es
More informationFingerprint Recompression after Segmentation
MTR08 000 5 MITR E TECH NICAL R EPORT Fingerprint Recompression after Segmentation January 2008 M. A. Lepley Sponsor: DOJ/FBI Contract No.: W15P7T-07-C-F700 Dept. No.: G036 Project No.: 0707E02X The views,
More informationOut-of-Core Cholesky Factorization Algorithm on GPU and the Intel MIC Co-processors
Out-of-Core Cholesky Factorization Algorithm on GPU and the Intel MIC Co-processors Ben Chan (Chinese University of Hong Kong) Nina Qian (Chinese University of Hong Kong) Mentors: Ed D Azevedo (ORNL) Shiquan
More informationPolicy Gradient RL to learn fast walk
Policy Gradient RL to learn fast walk Goal: Enable an Aibo to walk as fast as possible Policy Gradient RL to learn fast walk Goal: Enable an Aibo to walk as fast as possible Start with a parameterized
More informationUNIVERSITY OF WATERLOO
UNIVERSITY OF WATERLOO Department of Chemical Engineering ChE 524 Process Control Laboratory Instruction Manual January, 2001 Revised: May, 2009 1 Experiment # 2 - Double Pipe Heat Exchanger Experimental
More informationComputational Challenges in Cold QCD. Bálint Joó, Jefferson Lab Computational Nuclear Physics Workshop SURA Washington, DC July 23-24, 2012
Computational Challenges in Cold QCD Bálint Joó, Jefferson Lab Computational Nuclear Physics Workshop SURA Washington, DC July 23-24, 2012 Cycles from Titan, Mira 10000 2 x 20 PF & Moore's law Cumulative
More information- 2 - Companion Web Site. Back Cover. Synopsis
Companion Web Site A Programmer's Introduction to C# by Eric Gunnerson ISBN: 1893115860 Apress 2000, 358 pages This book takes the C programmer through the all the details from basic to advanced-- of the
More informationDesign and Evaluation of Adaptive Traffic Control System for Heterogeneous flow conditions. SiMTraM & CosCiCost2G
Design and Evaluation of Adaptive Traffic Control System for Heterogeneous flow conditions SiMTraM & CosCiCost2G Tom Mathew IIT Bombay Outline 1. Heterogeneous traffic 2. Traffic Simulation 3. Traffic
More informationSimulation Model Portability 2 standard support in EuroSim Mk4
Simulation Portability 2 standard support in EuroSim Mk4 Jeroen Moelands EuroSim Design Leader (moelands@nlr.nl) Collaborative Engineering Systems department National Aerospace Laboratory NLR EuroSim Workshop
More informationStrategy, Developments & Outlook SESP September 2010 ESTEC, Noordwijk, The Netherlands
Strategy, Developments & Outlook SESP 2010 28-30 September 2010 ESTEC, Noordwijk, The Netherlands Overview Introduction Strategy Upgraded courses New 4.2 features EuroSim 4.3 outlook EuroSim on a stick
More informationDelta Compressed and Deduplicated Storage Using Stream-Informed Locality
Delta Compressed and Deduplicated Storage Using Stream-Informed Locality Philip Shilane, Grant Wallace, Mark Huang, & Windsor Hsu Backup Recovery Systems Division EMC Corporation Motivation and Approach
More informationAnalyzing the Processor Bottlenecks in SPEC CPU 2000
Analyzing the Processor Bottlenecks in SPEC CPU 2000 Joshua J. Yi 1, Ajay Joshi 2, Resit Sendag 3, Lieven Eeckhout 4, and David J. Lilja 5 1 - Networking and Computing Systems Group Freescale Semiconductor,
More informationDESIGN OF SPECIALIST BAROCHAMBERS FOR THE STUDY OF BAROTRAUMA
Full Paper 11 th ISE 2016, Melbourne, Australia DESIGN OF SPECIALIST BAROCHAMBERS FOR THE STUDY OF BAROTRAUMA BRETT MILLER UNSW - Water Research Laboratory Manly Vale, Sydney, NSW, Australia CRAIG BOYS
More informationArithmetic Coding Modification to Compress SMS
G8-5 2011 International Conference on Electrical Engineering and Informatics 17-19 July 2011, Bandung, Indonesia Arithmetic Coding Modification to Compress SMS Ario Yudo Husodo #1, Rinaldi Munir *2 #*
More informationThe Mechanical Advantage
The Mechanical Advantage Subject Area(s) Physical Science, Science and Technology Associated Unit Yellow highlight = required component Associated Lesson Activity Title Wide World of Gears Figure 1 ADA
More informationFunctional safety. Functional safety of Programmable systems, devices & components: Requirements from global & national standards
Functional safety Functional safety of Programmable systems, devices & components: Requirements from global & national standards Matthias R. Heinze Vice President Engineering TUV Rheinland of N.A. Email
More informationNNCI ETCH WORKSHOP SI DRIE IN PLASMATHERM DEEP SILICON ETCHER. Usha Raghuram Stanford Nanofabrication Facility Stanford, CA May 25, 2016
NNCI ETCH WORKSHOP SI DRIE IN PLASMATHERM DEEP SILICON ETCHER Usha Raghuram Stanford Nanofabrication Facility Stanford, CA May 25, 2016 PLASMATHERM DEEP SI ETCHER PROCESS PARAMETERS Process Parameters/
More informationKochi University of Technology Aca Study on Dynamic Analysis and Wea Title stem for Golf Swing Author(s) LI, Zhiwei Citation 高知工科大学, 博士論文. Date of 2015-03 issue URL http://hdl.handle.net/10173/1281 Rights
More informationLight Loss-Less Data Compression, With GPU Implementation
Light Loss-Less Data Compression, With GPU Implementation Shunji Funasaka, Koji Nakano, and Yasuaki Ito Department of Information Engineering, Hiroshima University Kagamiyama -4-, Higashihiroshima 739-8527,
More informationCONSUMER MODEL INSTALLATION GUIDE
CONSUMER MODEL INSTALLATION GUIDE System requirements Windows System Requirements To use your TOMI and its software, your system should have: A Microsoft Windows compatible PC with a Pentium IV processor
More informationCS3350B Computer Architecture. Lecture 6.2: Instructional Level Parallelism: Hazards and Resolutions
CS3350B Compute Achitectue Winte 2015 Lectue 6.2: Instuctional Level Paallelism: Hazads and Resolutions Mac Moeno Maza www.csd.uwo.ca/couses/cs3350b [Adapted fom lectues on Compute Oganization and Design,
More informationNext Generation Life Support (NGLS): Variable Oxygen Regulator Element
ABSTRACT The Variable Oxygen Regulator is a new technology to provide pressure control for the next generation space suit. Using a motor-driven actuator, this dual-stage regulator allows, for the first
More informationA Novel Gear-shifting Strategy Used on Smart Bicycles
2012 International Conference on Industrial and Intelligent Information (ICIII 2012) IPCSIT vol.31 (2012) (2012) IACSIT Press, Singapore A Novel Gear-shifting Strategy Used on Smart Bicycles Tsung-Yin
More informationINSTITUTO SUPERIOR TÉCNICO. Architectures for Embedded Computing
UNIVERSIDADE TÉCNICA DE LISBOA INSTITUTO SUPERIOR TÉCNICO Departamento de Engenharia Informática Architectures for Embedded Computing MEIC-A, MEIC-T, MERC Lecture Slides Version 3.0 - English Lecture 00
More informationInternational olympiads in Informatics in Kazakhstan. A. Iglikov Z. Gamezardashvili B. Matkarimov
International olympiads in Informatics in Kazakhstan A. Iglikov Z. Gamezardashvili B. Matkarimov Olympiads overview Till 2003: - National Olympiad in Informatics for secondary school students (organized
More information: A WEB-BASED SOLVER FOR COMPRESSIBLE FLOW CALCULATIONS
2006-709: A WEB-BASED SOLVER FOR COMPRESSIBLE FLOW CALCULATIONS Harish Eletem, Lamar University HARISH ELETEM was a graduate student in the Department of Mechanical Engineering at Lamar University. He
More informationFunctional Development Process of the electric Anti-Roll-Stabilizer ears. Dipl. Ing. Daniel Lindvai-Soos Dr. techn.
Functional Development Process of the electric Anti-Roll-Stabilizer ears Dipl. Ing. Daniel Lindvai-Soos Dr. techn. Walter Rosinger AGENDA Introduction Magna Project House Functional Development Process
More informationDesign Strategies for ARX with Provable Bounds: SPARX and LAX
Design Strategies for ARX with Provable Bounds: SPARX and LAX Daniel Dinu 1, Léo Perrin 1, Aleksei Udovenko 1, Vesselin Velichkov 1, Johann Großschädl 1, Alex Biryukov 1 1 SnT, University of Luxembourg
More informationConstraining a global, eddying, ocean and sea ice model with scatterometer data
Constraining a global, eddying, ocean and sea ice model with scatterometer data D. Menemenlis, H. Zhang, D. Moroni, and S. Hristova-Veleva IOVWST, Utrecht, Netherlands, 13 June 2012 QuikSCAT GRACE =? Jason
More informationAdiabatic Switching. A Survey of Reversible Computation Circuits. Benjamin Bobich, 2004
Adiabatic Switching A Survey of Reversible Computation Circuits Benjamin Bobich, 2004 Agenda for Today 1. The Basics of Adiabatic Logic and the Fundamentals of Adiabatic Charging 2. Early Adiabatic Circuit
More informationunsignalized signalized isolated coordinated Intersections roundabouts Highway Capacity Manual level of service control delay
Whether unsignalized or signalized, isolated or coordinated, you can use TransModeler to simulate intersections with greater detail and accuracy than any other microsimulation software. TransModeler allows
More informationA New Reference Frame Recompression Algorithm and Its VLSI Architecture for UHDTV Video Codec
IEEE TRANSACTIONS ON MULTIMEDIA, VOL. 16, NO. 8, DECEMBER 2014 2323 A New Reference Frame Recompression Algorithm and Its VLSI Architecture for UHDTV Video Codec Li Guo, Dajiang Zhou, Member, IEEE, and
More informationMICROPROCESSOR ARCHITECTURE
MICROPROCESSOR ARCHITECTURE UOP S.E.COMP (SEM-I) PIPELINED ARCHITECTURE Prof.P.C.Patil Department of Computer Engg Matoshri College of Engg.Nasik pcpatil18@gmail.com. Bus Cycles of 80386 2 Bus Cycles of
More informationSoftware Design of the Stiquito Micro Robot
Software Design of the Stiquito Micro Robot Andrew McClain and James M. Conrad University of North Carolina at Charlotte jmconrad@uncc.edu Abstract The Stiquito robot is a small, six legged robot that
More informationThe Incremental Evolution of Gaits for Hexapod Robots
The Incremental Evolution of Gaits for Hexapod Robots Abstract Gait control programs for hexapod robots are learned by incremental evolution. The first increment is used to learn the activations required
More informationTAKING IT TO THE EXTREME The WAGO-I/O-SYSTEM for extreme Applications
TAKING IT TO THE EXTREME The WAGO-I/O-SYSTEM for extreme Applications extreme Temperature...from -40 C to +70 C (-40 F to +158 F) extreme Vibration...up to 5G Acceleration extreme Isolation...up to 5kV
More informationEngineering Note. Algorithms. Overview. Detailed Algorithm Description. NeoFox Calibration and Measurement. Products Affected: NeoFox
Engineering Note Topic: NeoFox Calibration and Measurement Products Affected: NeoFox Date Issued: 04/18/2011 Algorithms Overview NeoFox is a dynamic measurement system that has been designed to work with
More informationTHE CANDU 9 DISTRffiUTED CONTROL SYSTEM DESIGN PROCESS
THE CANDU 9 DISTRffiUTED CONTROL SYSTEM DESIGN PROCESS J.E. HARBER, M.K. KATTAN Atomic Energy of Canada Limited 2251 Speakman Drive, Mississauga, Ont., L5K 1B2 CA9900006 and M.J. MACBETH Institute for
More informationBenefits of Detailed Compressor Modeling in Optimizing Production from Gas-Lifted Fields. Manickam S. Nadar Greg Stephenson
Benefits of Detailed Compressor Modeling in Optimizing Production from Gas-Lifted Fields Manickam S. Nadar Greg Stephenson Contents Optimization of Gas-Lifted Fields The Need for Modelling of Gas-Lift
More information215 Liquid Handler Up-Grade Manual
BRUKER NMR 220 25 Liquid Handler Up-Grade Manual For Up-Grade to Run with XWINNMR Vers.. Manual # H977 The kit will include: H9770 BEST NMR Up-Grade Kit to No. Article Bruker # Comment 500mm Capillary
More informationSUPPLEMENT MATERIALS
SUPPLEMENT MATERIALS This document provides the implementation details of LW-FQZip 2 and the detailed experimental results of the comparison studies. 1. Implementation details of LW-FQZip 2 LW-FQZip 2
More informationThe system design must obey these constraints. The system is to have the minimum cost (capital plus operating) while meeting the constraints.
Computer Algorithms in Systems Engineering Spring 2010 Problem Set 6: Building ventilation design (dynamic programming) Due: 12 noon, Wednesday, April 21, 2010 Problem statement Buildings require exhaust
More information#19 MONITORING AND PREDICTING PEDESTRIAN BEHAVIOR USING TRAFFIC CAMERAS
#19 MONITORING AND PREDICTING PEDESTRIAN BEHAVIOR USING TRAFFIC CAMERAS Final Research Report Luis E. Navarro-Serment, Ph.D. The Robotics Institute Carnegie Mellon University November 25, 2018. Disclaimer
More informationIndustrial Compressor Controls Standard Custom
Technical Seminars 2012 Industrial Compressor Controls Standard Custom CONTROLLING the power of ENERGY 1 TM 2 Woodward Compressor Controls Small Steam Turbine Driven Compressors (ITCC) 3 Simple Compressor
More informationThe Race Director. Race Director Go [RACE DIRECTOR GO] This document describes the implementation of Race Director Go with a beginning to end example.
2018 The Race Director [RACE DIRECTOR GO] This document describes the implementation of with a beginning to end example. Contents Intro... 3 1 Setup... 3 Combining Race Director Divisions... 3 Creating
More informationIA-64: Advanced Loads Speculative Loads Software Pipelining
Presentation stolen from the web (with changes) from the Univ of Aberta and Espen Skoglund and Thomas Richards (47 alum) and Our textbook s authors : Advanced Loads Speculative Loads Software Pipelining
More informationIEEE TRANSACTIONS ON COMPUTERS, VOL.54, NO.11, NOVEMBER The VPC Trace-Compression Algorithms
IEEE TRANSACTIONS ON COMPUTERS, VOL.54, NO.11, NOVEMBER 2005 1 The VPC Trace-Compression Algorithms Martin Burtscher, Member, IEEE, Ilya Ganusov, Student Member, IEEE, Sandra J.Jackson, Jian Ke, Paruj
More information2007 Gas-Lift Workshop
2007 Gas-Lift Workshop Field Application of Automation and Control Equipment by Cleon Dunham Oilfield Automation Consulting 2/11/2007 2007 Gas-Lift Workshop 1 Gas-Lift Automation & Control Equipment Outline
More information