VLSI Design I; A. Milenkovic 1
|
|
- Lawrence Gibson
- 5 years ago
- Views:
Transcription
1 Switch Model of NMOS Transistor V GS Gate CPE/EE 47, CPE 57 VLSI Design I L0: IC Manufacturing Source (of carriers) Drain (of carriers) Department of Electrical and Computer Engineering University of Alabama in Huntsville Open (off) (Gate = 0 ) Closed (on) (Gate = 1 ) Aleksandar Milenkovic ( www. ece.uah.edu/~milenka ) www. ece.uah.edu/~milenka/cpe57-0f [Adapted from Rabaey s Digital Integrated Circuits, 00, J. Rabaey et al.] V GS < V T R on V GS > V T 9//00 VLSI Design I; A. Milenkovic 4 The MOS Transistor Switch Model of PMOS Transistor Polysilicon Aluminum V GS Gate Source (of carriers) Drain (of carriers) Open (off) (Gate = 1 ) Closed (on) (Gate = 0 ) R on V GS > V DD V T V GS < V DD V T 9//00 VLSI Design I; A. Milenkovic 9//00 VLSI Design I; A. Milenkovic 5 The NMOS Transistor Cross Section n areas have been doped with donor ions (arsenic) of concentration N D - electrons are the majority carriers CMOS Inverter: A First Look W Source n+ Polysilicon Gate L p substrate Gate oxide Drain n+ Field-Oxide (SiO ) stopper V in V DD C L V out Bulk (Body) p areas have been doped with acceptor ions (boron) of concentration N A - holes are the majority carriers 9//00 VLSI Design I; A. Milenkovic 9//00 VLSI Design I; A. Milenkovic 6 VLSI Design I; A. Milenkovic 1
2 CMOS Inverter: Steady State Response Photolithographic Process V DD V DD V OL = 0 V OH = V DD V M = f(r n, R p ) oxidation optical mask R p stepper exposure V out = 1 V out = 0 photoresist removal (ashing) photoresist coating R n photoresist development process step V in = 0 V in = V DD spin, rinse, dry acid etch 9//00 VLSI Design I; A. Milenkovic 7 9//00 VLSI Design I; A. Milenkovic 10 Growing the Silicon Ingot From Smithsonian, 000 9//00 VLSI Design I; A. Milenkovic 8 Patterning - Photolithography 1. Oxidation. Photoresist (PR) coating. Stepper exposure 4. Photoresist development and bake 5. Acid etching Unexposed (negative PR) Exposed (positive PR) 6. Spin, rinse, and dry 7. Processing step Ion implantation Plasma etching Metal deposition 8. Photoresist removal (ashing) SiO mask UV light 9//00 VLSI Design I; A. Milenkovic 11 PR CMOS Process at a Glance Example of Patterning of SiO Define active areas Etch and fill trenches Implant well regions Deposit and pattern polysilicon layer Implant source and drain regions and substrate contacts Create contact and via windows Deposit and pattern metal layers One full photolithography sequence per layer (mask) Built (roughly) from the bottom up 5 metal 4 metal 1 polysilicon exception! source and drain diffusions 1 tubs (akawells, active areas) Silicon base material 1&. After oxidation and deposition of negative photoresist. Stepper exposure Photoresist SiO UV-light Patterned optical mask Exposed resist 5. After etching 8. Final result after removal of resist Chemical or plasma etch Hardened resist SiO 4. After development and etching of resist, chemical or plasma etch of SiO Hardened resist SiO SiO 9//00 VLSI Design I; A. Milenkovic 9 9//00 VLSI Design I; A. Milenkovic 1 VLSI Design I; A. Milenkovic
3 Diffusion and Ion Implantation 1. Area to be doped is exposed (photolithography). Diffusion or Ion implantation 1. Create thin oxide in the active regions, thick elsewhere. Deposit polysilicon. Etch thin oxide from active region (poly acts as a mask for the diffusion) Self-Aligned Gates 4. Implant dopant 9//00 VLSI Design I; A. Milenkovic 1 9//00 VLSI Design I; A. Milenkovic Pattern masking (photolithography) Deposition and Etching cut line Simplified CMOS Inverter Process. Deposit material over entire wafer CVD (Si N 4 ) chemical deposition (polysilicon) sputtering (Al). Etch away unwanted material wet etching dry (plasma) etching p well 9//00 VLSI Design I; A. Milenkovic 14 9//00 VLSI Design I; A. Milenkovic 17 Planarization: Polishing the Wafers P-Well Mask From Smithsonian, 000 9//00 VLSI Design I; A. Milenkovic 15 9//00 VLSI Design I; A. Milenkovic 18 VLSI Design I; A. Milenkovic
4 Active Mask N+ Select Mask 9//00 VLSI Design I; A. Milenkovic 19 9//00 VLSI Design I; A. Milenkovic Poly Mask Contact Mask 9//00 VLSI Design I; A. Milenkovic 0 9//00 VLSI Design I; A. Milenkovic P+ Select Mask Metal Mask 9//00 VLSI Design I; A. Milenkovic 1 9//00 VLSI Design I; A. Milenkovic 4 VLSI Design I; A. Milenkovic 4
5 gate oxide A Modern CMOS Process Dual-Well Trench-Isolated CMOS field oxide CMOS Process Walk-Through, con t poly(silicon) After polysilicon deposition and etch Al (Cu) n+ p well p-epi TiSi n well SiO tungsten SiO n+ After n+ source/dram and source/drain implants. These steps also dope the polysilicon. p- SiO After deposition of SiO insulator and contact hole etch 9//00 VLSI Design I; A. Milenkovic 5 9//00 VLSI Design I; A. Milenkovic 8 Modern CMOS Process Walk -Through CMOS Process Walk-Through, con t p-epi Base material: substrate with p- epi layer Al After deposition and patterning of first Al layer. Si N 4 p-epi SiO After deposition of gate- oxide and sacrifical nitride (acts as a buffer layer) Al SiO After plasma etch of insulating trenches using the inverse of the active area mask After deposition of SiO insulator, etching of via s, deposition and patterning of second layer of Al. 9//00 VLSI Design I; A. Milenkovic 6 9//00 VLSI Design I; A. Milenkovic 9 CMOS Process Walk-Through, con t Layout Editor: maxdesign Frame SiO After trench filling, CMP planarization, and removal of sacrificial nitride n After n-well and V Tp adjust implants p After p-well and V Tn adjust implants 9//00 VLSI Design I; A. Milenkovic 7 9//00 VLSI Design I; A. Milenkovic 0 VLSI Design I; A. Milenkovic 5
6 maxlayer Representation Metals (five) and vias/contacts between the interconnect levels Note that m5 connects only to m4, m4 only to m, etc., and m1only to poly, ndif, and pdif Some technologies support stacked vias Active active areas on/in substrate (poly gates, transistor channels (nfet, pfet ), source and drain diffusions (ndif, pdif ), and well contacts (nwc, pwc)) Wells (nw) and other select areas (pplus, nplus, prb) Design Rule Checker poly_not_fet to all_diff minimum spacing = 0.14 um 9//00 VLSI Design I; A. Milenkovic 1 9//00 VLSI Design I; A. Milenkovic 4 CMOS Inverter maxlayout Out In metal1-poly via metal1 polysilicon metal V DD pfet PMOS (4/.4 = 16/1) pdif NMOS (/.4 = 8/1) metal1-diff via ndif nfet GND metal-metal1 via Design Rules Interface between the circuit designer and process engineer Guidelines for constructing process masks Unit dimension: minimum line width scalable design rules: lambda parameter absolute dimensions: micron rules Rules constructed to ensure that design works even when small fab errors (within some tolerance) occur A complete set includes set of layers intra-layer: relations between objects in the same layer inter-layer: relations between objects on different layers 9//00 VLSI Design I; A. Milenkovic 9//00 VLSI Design I; A. Milenkovic 5 Simplified Layouts in max Online design rule checking (DRC) Automatic fet generation (just overlap poly and diffusion and it creates a transistor) Simplified via/contact generation v1, v, v4, v45 ct, nwc, pwc 0.44 x 0.44 m1 0. x 0. ct Why Have Design Rules? To be able to tolerate some level of fabrication errors such as 1. Mask misalignment. Dust. Process parameters (e.g., lateral diffusion) 0.44 x 0.44 poly 4. Rough surfaces 9//00 VLSI Design I; A. Milenkovic 9//00 VLSI Design I; A. Milenkovic 6 VLSI Design I; A. Milenkovic 6
7 Intra-Layer Design Rule Origins Transistor Layout Minimum dimensions (e.g., widths) of objects on each layer to maintain that object after fab minimum line width is set by the resolution of the patterning process (photolithography) Minimum spaces between objects (that are not related) on the same layer to ensure they will not short after fab Transistor micron 0. micron 5 9//00 VLSI Design I; A. Milenkovic 7 9//00 VLSI Design I; A. Milenkovic 40 Intra-Layer Design Rules Select Layer Well Active Select Same Potential 0 or 6 10 Different Potential 9 Contact or Via Hole Polysilicon Metal1 Metal Select Substrate Well 9//00 VLSI Design I; A. Milenkovic 8 9//00 VLSI Design I; A. Milenkovic 41 Inter-Layer Design Rule Origins Inter-Layer Design Rule Origins, Con t 1. Transistor rules transistor formed by overlap of active and poly layers Transistors Catastrophic error. Contact and via rules M1 contact to p-diffusion M1 contact to n-diffusion M1 contact to poly Mx contact to My Contact Mask Via Masks both materials 0. Contact: 0.44 x 0.44 mask misaligned Unrelated Poly & Diffusion Thinner diffusion, but still working //00 VLSI Design I; A. Milenkovic 9 9//00 VLSI Design I; A. Milenkovic 4 VLSI Design I; A. Milenkovic 7
8 Vias and Contacts Via 1 Metal to 1 Active Contact 1 Metal to Poly Contact 4 5 9//00 VLSI Design I; A. Milenkovic 4 CMOS Process Layers Mask/Layer name Derivation from drawn layers Alternative names for mask/layer MOSIS mask label n-well =nwell bulk, substrate, tub, n -tub, moat CWN p-well =pwell bulk, substrate, tub, p -tub, moat CWP active =pdiff +ndiff thin oxide, thinox, island, gate oxide CAA polysilicon =poly poly, gate CPG n-diffusion implant =grow(ndiff) ndiff, n -select, nplus, n+ CSN p-diffusion implant =grow(pdiff) pdiff, p -select, pplus, CSP contact =contact contact cut, poly contact, diffusion contact CCP and CCA metal1 =m1 first-level metal CMF metal =m second-level metal CMS via =via metal/metal via CVS metal =m third-level metal CMT glass =glass passivation, overglass, pad COG 9//00 VLSI Design I; A. Milenkovic 44 VLSI Design I; A. Milenkovic 8
CPE/EE 427, CPE 527 VLSI Design I IC Manufacturing. The MOS Transistor
CPE/EE 427, CPE 527 VLSI Design I IC Manufacturing Department of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic The MOS Transistor Polysilicon Aluminum 9/11/2006
More informationECE520 VLSI Design. Lecture 9: Design Rules. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 9: Design Rules Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Interconnect
More informationMOSIS LAMBDA DESIGN RULES
MOSIS LAMBDA DESIGN RULES 3 sets of design rules: 1) SCMOS: valid for technologies with 2λ>1 µm 2) SCMOS_SUBM: valid for technologies with 0.25
More informationTHIẾT KẾ VI MẠCH TƯƠNG TỰ CHƯƠNG 2: CMOS Technology
THIẾT KẾ VI MẠCH TƯƠNG TỰ CHƯƠNG 2: CMOS Technology Hoàng Trang-bộ môn Kỹ Thuật Điện Tử hoangtrang@hcmut.edu.vn 1 TP.Hồ Chí Minh 12/2011 1. Overview - IC technology - CMOS vs BJT Hoàng Trang-bộ môn Kỹ
More informationEE 434 Lecture 6. Process Technology
EE 434 Lecture 6 Process Technology Quiz 4 If an n-channel MOS transistor is modeled with an input capacitance of 2fF and an on resistance of 5KΩ and a p-channel transistor with an input capacitance of
More informationEE 432 Lab 3 PMOS source/drain lithography and diffusion
EE 432 Lab 3 PMOS source/drain lithography and diffusion Group Leader: Yue Zhang Group Numbers: Yueyi Jiao, Yin Huang, Lafit Masud TA: Andy Hoyt Section: NO. 5 Introduction: In this lab, we will perform
More informationManufacturing Processes for WSi 2 -GPSOI Substrates and their Influence on Cross-talk Suppression and Inductance
Manufacturing Processes for WSi 2 -GPSOI Substrates and their Influence on Cross-talk Suppression and Inductance PT Baine*, HS Gamble *, BM Armstrong *, DW McNeill *, M Bain* J Hamel #, S Stefanos +, M
More informationPhysical Design of CMOS Integrated Circuits
Physical Design of CMOS Integrated Circuits Dae Hyun Kim EECS Washington State University References John P. Uyemura, Introduction to VLSI Circuits and Systems, 2002. Chapter 5 Goal Understand how to physically
More informationPhotolithography. Operating Instructions
Photolithography Operating Instructions The PR used during this laboratory session will be Microposit S1813 (from Shipley). Make sure everyone is following the laboratory protocol. Wear lab coats, safety
More informationPhilips SAA7118E Multi Standard Video Decoder Process Review
March 31, 2006 Philips SAA7118E Multi Standard Video Decoder Process Review For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor
More informationTOTAL-IONIZING-DOSE RESPONSE OF 65 nm MOSFETS IRRADIATED TO ULTRA- HIGH DOSES. GIULIO BORGHELLO
TOTAL-IONIZING-DOSE RESPONSE OF 65 nm MOSFETS IRRADIATED TO ULTRA- HIGH DOSES GIULIO BORGHELLO giulio.borghello@cern.ch introduction Presented at NSREC 2017 14/11/2017 GIULIO BORGHELLO 2 introduction Presented
More informationVLSI Design I; A. Milenkovic 1
CPE/EE 427, CPE 527 VLSI esign I L2: ynamic Sequential Circuits epartment of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( www. ece.uah.edu/~milenka )
More informationFreescale Semiconductor MMA6222AEG ±20/20g Dual-Axis Medium-g Micromachined HARMEMS Accelerometer
Freescale Semiconductor MMA6222AEG ±20/20g Dual-Axis Medium-g Micromachined HARMEMS Accelerometer MEMS Process Review For comments, questions, or more information about this report, or for any additional
More informationPlasma Cleaner. Yamato Scientific America. Contents. Innovating Science for Over 125 Years. Gas Plasma Dry Cleaner PDC200/210/510 PDC610G.
Yamato Scientific America Innovating Science for Over 125 Years Plasma Cleaner Contents Gas Plasma Dry Cleaner PDC200/210/510 PDC610G Gas Plasma Reactor 145 146 147 149 144 Gas Plasma Dry Cleaner Plasma
More informationHigh Aspect Ratio DRIE on the STS ICP-RIE
High Aspect Ratio DRIE on the STS ICP-RIE Aspect Ratio Dependant Etching (ARDE) is the difference in the etch depth of features with varying areas of silicon. Areas with more open silicon etch faster compared
More informationUniversity of Minnesota Nano Fabrication Center Standard Operating Procedure
Equipment Name: TYLAN Furnace Coral Name: tylan Revision Number: 5 Model: titian Revisionist: Tony Whipple Location: Bay 1 Date: 7 Nov 2006 1 Description The Tylan system is a furnace system for oxidation,
More informationREACTIVE ION ETCHING OF SILICON DIOXIDE USING BOTH OXYGEN AND CARBON DIOXIDE AS GAS ADDITIVES. dames E. Constantino ABSTRACT
REACTIVE ION ETCHING OF SILICON DIOXIDE USING BOTH OXYGEN AND CARBON DIOXIDE AS GAS ADDITIVES dames E. Constantino 5th Year Microelectronic Engineering Student Rochester Institute of Technology BACKGROUND
More informationCPE/EE 427, CPE 527 VLSI Design I L06: Complementary CMOS Logic Gates
PE/EE 427, PE 527 VLSI esign I L6: omplementary MOS Logic Gates epartment of Electrical and omputer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka ) www.ece.uah.edu/~milenka/cpe527-5f
More informationMarch CS-1701F Reactive Ion Etcher
March CS-1701F Reactive Ion Etcher Standard Operating Procedure Faculty Supervisor: Prof. Robert White, Mechanical Engineering (x72210) Safety Office: Peter Nowak x73246 (Just dial this directly on any
More informationOperation of the mask aligner MJB-55
John Paul Adrian Glaubitz Operation of the mask aligner MJB-55 Department of Physics Faculty of Mathematics and Natural Sciences University of Oslo 1 Introduction The mask aligner is an essential tool
More informationUniversity of MN, Minnesota Nano Center Standard Operating Procedure
Equipment Name: University of MN, Minnesota Nano Center Deep Trench Etcher Badger Name: deeptrench Revision Number: 9 Model: SLR -770 Sofware Version: CORTEX v4.5 Revisionists: Paul Kimani Location: Bay
More informationSTMicroelectronics LISY300AL Single-Axis Analog Yaw Rate Gyroscope
Single-Axis Analog Yaw Rate Gyroscope MEMS Process Review For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor technology, please
More informationCOMELEC C-30-S Parylene Coating System
COMELEC C-30-S Parylene Coating System Comelec C-30-S Parylene deposition system Introduction Parylene is a polymere deposited at room temperature in a vacuum chamber (few µb). Parylene coating is perfectly
More informationRandom Diffusion Masking Defect
Random Diffusion Masking Defect By Christopher Henderson In this article we will discuss a failure mechanism that has been around for as long as the semiconductor lithography process the mask defect. To
More informationDESIGN AND CHARACTERIZATION OF 20NM SOI MOSFET DOPING ABRUPTNESS DEPENDENT
DESIGN AND CHARACTERIZATION OF 20NM SOI MOSFET DOPING ABRUPTNESS DEPENDENT A. S. M. Zain 1, N. F. M. Zain 2, F. Salehuddin 1, N. Jamaluddin 2 and N. Abdullah Yaacob 2 1 Centre for Telecommunication Research
More information2.830J / 6.780J / ESD.63J Control of Manufacturing Processes (SMA 6303) Spring 2008
MIT OpenCourseWare http://ocw.mit.edu 2.830J / 6.780J / ESD.63J Control of Manufacturing Processes (SMA 6303) Spring 2008 For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.
More informationMJB4 Mask Aligner Operating Procedure. Effective Date: 07/12/2012 Author(s): Jiong Hua Phone:
MJB4 Mask Aligner Operating Procedure Effective Date: 07/12/2012 Author(s): Jiong Hua Phone: 402-472-3773 Email: jhua2@unl.edu 1 1 Introduction 1.1 Key Words Karl Suss MJB4 Mask Aligner, Optical Lithography,
More informationVLSI Design I; A. Milenkovic 1
PE/EE 427, PE 527 VLI esign I L8: Pass Transistor Logic epartment of Electrical and omputer Engineering University of labama in Huntsville leksandar Milenkovic ( www. ece.uah.edu/~milenka ) www. ece.uah.edu/~milenka/cpe527-3f
More informationNotes-PECVD: Chamber 1
plasmatherm (EML) STANDARD OPERATING PROCEDURE CORAL Name: Plasmatherm Model Shuttlelock System VII SLR-770/734 Number: Location: EML What it Deposits the following films via Plasma-Enhanced Chemical Vapor
More informationVLSI Design I; A. Milenkovic 1
State Registers Review: Sequential efinitis CPE/EE 427, CPE 527 VLSI esign I L2: ynamic Sequential Circuits epartment of Electrical and Computer Engineering University of labama in Huntsville leksandar
More informationTEPZZ A_T EP A1 (19) (11) EP A1 (12) EUROPEAN PATENT APPLICATION. (51) Int Cl.: G01L 9/00 ( )
(19) TEPZZ 796844A_T (11) EP 2 796 844 A1 (12) EUROPEAN PATENT APPLICATION (43) Date of publication: 29..2014 Bulletin 2014/44 (51) Int Cl.: G01L 9/00 (2006.01) (21) Application number: 13165416.2 (22)
More informationVLSI Design 12. Design Styles
1 9 8 5 1 9 8 7 1 9 9 1 1 9 9 3 1 9 9 9 2 0 0 1 2 0 0 5 2 0 0 7 2 0 0 9 Pr odu ctiv it y (T r an s./ St a f -M o nt h ) VLSI Design Last module: Floorplanning Sequential circuit design Clock skew This
More informationCPE/EE 427, CPE 527 VLSI Design I L21: Sequential Circuits. Review: The Regenerative Property
CPE/EE 427, CPE 527 VLSI esign I L21: Sequential Circuits epartment of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( www.ece.uah.edu/~milenka ) www.ece.uah.edu/~milenka/cpe527-5f
More informationLayout Design II. Lecture Fall 2003
Layout Design II Lecture 6 18-322 Fall 2003 Roadmap Today: Layout Verification & design in the large Next week: Transistor sizing Wires Homework 1: Due Today Homework 2: Out Today, Due Sept 18 Lab 2: This
More informationBackground Statement for SEMI Document 5424A LINE ITEMS REVISION TO SEMI M , SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS
Background Statement for SEMI Document 5424A LINE ITEMS REVISION TO SEMI M62-0912, SPECIFICATIONS FOR SILICON EPITAXIAL WAFERS Notice: This background statement is not part of the balloted item. It is
More informationUsage Policies Notebook for Xenon Difluoride (XeF 2 ) Isotropic Si Etch
Usage Policies Notebook for Xenon Difluoride (XeF 2 ) Isotropic Si Etch Revision date September 2014 2 Emergency Plan for XeF 2 Si Etcher Standard Operating Procedures for Emergencies Contact information
More informationOLED vacuum deposition cluster system Sunicel Plus 400 / Plus 400L (Sunic Systems)
OLED vacuum deposition cluster system Sunicel Plus 400 / Plus 400L (Sunic Systems) Gen2 substrate size : 370 (+/- 0.2) mm x 470 (+/- 0.2) mm. Thickness : 0.55 to 2.0mm. Supports the following deposition
More informationUsage Policies Notebook for STS DRIE System
Usage Policies Notebook for STS DRIE System Revision date September 2014 2 Emergency Plan for STS DRIE System Standard Operating Procedures for Emergencies Contact information Person Lab Manager Director
More informationEE241 - Spring 2013 Advanced Digital Integrated Circuits. Assigned reading. No new reading. Lecture 4: Transistor Models
EE41 - Spring 013 Advanced Digital Integrated ircuits ecture 4: Transistor Models Assigned reading No new reading 1 Outline ast lecture Features of modern technologies This lecture Transistor modeling
More informationSTS ICP-RIE. Scott Munro (2-4826,
STS ICP-RIE LOCATION: Plasma Etch Area PRIMARY TRAINER: Scott Munro (2-4826, email@address.com) 1. OVERVIEW The STS ICP-RIE is available to users who require deep anisotropic silicon etching with near
More informationAPPLICATION NOTES: PROCESS GUIDELINES FOR USING PHOSPHOROUS OXYCHLORIDE AS AN N TYPE SILICON DOPANT
APPLICATION NOTES: PROCESS GUIDELINES FOR USING PHOSPHOROUS OXYCHLORIDE AS AN N TYPE SILICON DOPANT DESCRIPTION Phosphorus Oxychloride (POCl 3 ) is a liquid Phosphorus source used for diffusion of N type
More informationVLSI Design I; A. Milenkovic 1
Review: The Regenerative Property V i V o V i V o CPE/EE 47, CPE 57 VLSI esign I : Sequential Circuits epartment of Electrical and Computer Engineering University of labama in Huntsville leksandar Milenkovic
More informationSMART Pad for CMP. Sunghoon Lee 1, David A. Dornfeld 1 Hae Do Jeong 2. University of California, Berkeley, USA 2
SMART Pad for CMP Sunghoon Lee 1, David A. Dornfeld 1 Hae Do Jeong 2 1 University of California, Berkeley, USA 2 Pusan National University, Pusan, KOREA Features SMART pad is composed of two stacks of
More informationCharacterization and Modeling of Wafer and Die Level Uniformity in Deep Reactive Ion Etching (DRIE)
Mat. Res. Soc. Symp. Proc. Vol. 782 24 Materials Research Society A1.2.1 Characterization and Modeling of Wafer and Die Level Uniformity in Deep Reactive Ion Etching (DRIE) Hongwei Sun, Tyrone Hill, Martin
More informationEMN04, October 2004, Paris, France OPTIMIZED ULTRA-DRIE FOR THE MEMS ROTARY ENGINE POWER SYSTEM
EMN04, 20-21 October 2004, Paris, France OPTIMIZED ULTRA-DRIE FOR THE MEMS ROTARY ENGINE POWER SYSTEM Fabian C. Martinez, Ning Chen, Matthew Wasilik, Prof. Albert P. Pisano Berkeley Sensor and Actuator
More informationDesign and Technology Solutions for Development of SiGeMEMS devices. Tom Flynn Vice President, Sales Coventor
Design and Technology Solutions for Development of SiGeMEMS devices Tom Flynn Vice President, Sales Coventor Special thanks to: Stephane Donnay, Program Manager, imec Gerold Schropfer, Director, Foundary
More informationABM MASK ALIGNERS. NanoFab 26 March 2009 A Micro Machining & Nanofabrication Facility
ABM MASK ALIGNERS LOCATION: Optical Lithography PRIMARY TRAINER: Stephanie Bozic (2-6724, sbozic@ualberta.ca) SECONDARY TRAINER: Jolene Chorzempa (2-4823, jolenec@ualberta.ca) 1. OVERVIEW The ABM Mask
More informationNRF Suss Delta 80 Spinner SOP Revision /14/2016 Page 1 of 11. Suss Delta 80 Spinner SOP
Page 1 of 11 Note: latest updates are blue. Table of Contents Suss Delta 80 Spinner SOP 1.0 Safety 2.0 Quality Controls and Calibration 3.0 Equipment Uses and Restrictions 4.0 Equipment Specifications
More informationOff-gassing from III-V Wafer Processing -- A Collaboration of SEMATECH and IMEC
Off-gassing from III-V Wafer Processing -- A Collaboration of SEMATECH and IMEC CMPUG Spring Meeting Albany, NY April 16, 2015 Hsi-An Kwong, P.E. Alain Pardon Steve Trammell, P.E. SEMATECH IMEC EORM hsi-an.kwong@sematech.org
More informationKARL SUSS MJB3 UV400 Mask Aligner Standard Operating Procedure
KARL SUSS MJB3 UV400 Mask Aligner Standard Operating Procedure Version: 1.0 February 2014 UNIVERSITY OF TEXAS AT ARLINGTON Nanotechnology Research Center (NRC) 1 TABLE OF CONTENTS 1 Introduction 3 1.1
More informationImproved Sputter Depth Resolution in Auger Thin Film Analysis Using In Situ Low Angle Cross-Sections
Improved Sputter Depth Resolution in Auger Thin Film Analysis Using In Situ Low Angle Cross-Sections Uwe Scheithauer SIEMENS AG, ZT MF 7, Otto-Hahn-Ring 6, 81730 München, Germany Phone: + 49 89 636-44143,
More informationQuartz etch process to improve etch depth linearity and uniformity using Mask Etcher IV
Quartz etch process to improve etch depth linearity and uniformity using Mask Etcher IV Sunil Srinivasan *, Jason Plumhoff, Russ Westerman, Dave Johnson, Chris Constantine Unaxis USA, Inc. 10050 16 th
More informationUniversity of MN, Minnesota Nano Center Standard Operating Procedure
Equipment name: STS Etcher Badger name: STS Revision number: 3 Model: 320 Revisionist: Paul Kimani Location: Bay 3 Date: 1 October 2013 A. Description The 320 is a manually loaded batch plasma etching
More informationNORDSON MARCH PX-1000 PLASMA ASHER STANDARD OPERATING PROCEDURE Version: 1.0 July 2016
NORDSON MARCH PX-1000 PLASMA ASHER STANDARD OPERATING PROCEDURE Version: 1.0 July 2016 UNIVERSITY OF TEXAS AT ARLINGTON Nanotechnology Research Center TABLE OF CONTENTS 1. Introduction..3 1.1 Scope of
More informationInfluence of HALO and drain-extension doping gradients on transistor performance
Materials Science and Engineering B 114 115 (2004) 15 19 Influence of HALO and drain-extension doping gradients on transistor performance Axel Erlebach a,, Thomas Feudel b, Andreas Schenk c, Christoph
More informationApplication Note. ASTRON Remote Plasma Source Ignition Best Practices PROBLEM
PROBLEM The ASTRON family of remote plasma sources produce reactive gas species for semiconductor device fabrication applications. Reliable ignition of the plasma in the ASTRON depends strongly on the
More informationSTS Advanced Oxide Etch DRIE System Trends
Date: 7/16/07 STS Advanced Oxide Etch DRIE System A- INTRODUCTION The purpose of this document is to help for process development of the AOE DRIE. This document provides general trends but the actual results
More informationCOBILT CA-800 Mask Aligner Equipment Operation
COBILT CA-800 Mask Aligner Equipment Operation For the Micro-Electronics Laboratory At University of Notre Dame Department of Electrical Engineering This user manual is not be removed from room 247A. This
More informationNNCI ETCH WORKSHOP SI DRIE IN PLASMATHERM DEEP SILICON ETCHER. Usha Raghuram Stanford Nanofabrication Facility Stanford, CA May 25, 2016
NNCI ETCH WORKSHOP SI DRIE IN PLASMATHERM DEEP SILICON ETCHER Usha Raghuram Stanford Nanofabrication Facility Stanford, CA May 25, 2016 PLASMATHERM DEEP SI ETCHER PROCESS PARAMETERS Process Parameters/
More informationStandard Operating Manual
Standard Operating Manual ARC12M Sputter Copyright 11.2015 by Hong Kong University of Science & Technology. All rights reserved. Page 1 Contents 1. Picture and Location 2. Process Capabilities 2.1 Cleanliness
More informationArizona State University NanoFab PLASMATHERM 790 RIE. Version A
rizona State University NanoFab PLSMTHERM 790 RIE Version SU NanoFab Title: PLSMTHERM 790 RIE Table of Contents Contents Table of Contents...1 1. Purpose / Scope...2 2. Reference Documents...2 3. Equipment
More informationEquipment Standard Operating Procedure Greg Allion and Kimberly Appel
Date Created: May 3, 2004 Date Modified: June 1, 2005 MA6/BA6 Mask Aligner Equipment Standard Operating Procedure Greg Allion and Kimberly Appel 1. Purpose 1.1. Photolithography involves transferring a
More informationRefinements in the Plasma Processing of Polyimide and B.C.B.
Plasma is a state of matter represented by a collection of positively charged ions and negative electrons, capable of conducting electricity and absorbing energy from an electrical supply. Lightning and
More informationWarnings: Notes: Revised: October 5, 2015
Karl Suss MA6 Mask Aligner Standard Operating Procedure Faculty Supervisor: Prof. Robert White, Mechanical Engineering (x72210) Safety Office: Peter Nowak x73246 (Just dial this directly on any campus
More informationGlass Frit Wafer Bonding Sealed Cavity Pressure in Relation to Bonding Process Parameters. Roy Knechtel, Sophia Dempwolf, Holger Klingner
10.1149/07509.0255ecst The Electrochemical Society Glass Frit Wafer Bonding Sealed Cavity Pressure in Relation to Bonding Process Parameters Roy Knechtel, Sophia Dempwolf, Holger Klingner X-FAB MEMS Foundry
More informationThe MRL Furnaces USED FOR THIS MANUAL COVERS
The MRL Furnaces USED FOR 1. Making Silicon Oxide films from 10nm to 2um thickness 2. Annealing with temperatures from 30 800C and times from 5min to 2days 3. Diffusion with temperatures from 30 1100C
More informationStandard Operating Manual
Standard Operating Manual Oxford Plasmalab 80 Plus Plasma Etcher Page 1 of 24 Contents 1. Picture and Location 2. Process Capabilities 2.1 Cleanliness Standard 2.2 Available Etching Materials 2.3 Performance
More informationCLEANLINESS STANDARD NCPRE tool contamination classification
Tool Identifier NCPRE Phosphorous diffusion furnace Document version 1.0 24 th May 2013 Documented by Karthick Murukesan CONTENTS I. CLEANLINESS STANDARD 1 II. PERFOMANCE OF THE TOOL 1 III. WAFER PRE REQUISITE
More informationMS52XX-C&T SMD Pressure Sensor
1, 4, and 7 bar absolute pressure range Piezoresistive silicon micromachined sensor Surface mount 6.2 x 6.4 mm LCP plastic cap for easy connection Uncompensated Optional trimmed offset Low noise, high
More informationDiseño de un acelerómetro en PolyMUMPS (2)
Práctica de Microsistemas Diseño de un acelerómetro en PolyMUMPS (2) Antonio Luque Estepa Dpto. Ingeniería Electrónica Contenido 1. Recordatorio 2. Proceso PolyMUMPS 3. Reglas de diseño 4. Tanner L-Edit
More informationScaling. Krish Chakrabarty 1. Scaling
Scaling Transistors Interconnect Future Challenges Krish Chakrabarty 1 Scaling The only constant in VLSI is constant change Feature size shrinks by 30% every 2-3 years Transistors become cheaper Transistors
More informationUnaxis ICP/RIE SOP Revision 8 09/30/16 Page 1 of 5. NRF Unaxis ICP/RIE Etch SOP
Page 1 of 5 NRF Unaxis ICP/RIE Etch SOP Unaxis Shuttlelock Reactive Ion Etcher with Inductively Coupled Plasma Module. Etch Capabilities: SiO2, Si3N4, Al, dielectrics and other commonly used materials.
More informationMEMS for automotive and consumer electronics
MEMS for automotive and consumer MEMS for automotive and consumer electronics Dr. Jiri Marek Senior Vice President Engineering Sensors Robert Bosch GmbH, Automotive Electronics 1 Automotive Electronics
More informationSTS DRIE User SOP Location: NRF Cleanroon, Dry Etch Bay
Page 1 of 20 STS DRIE User SOP Location: NRF Cleanroon, Dry Etch Bay Page 2 of 20 STS DRIE SOP The STS DRIE is an Inductively Coupled Plasma Process etcher designed and configured to etch deep high aspect
More informationNordiko Metal Sputtering System Standard Operating Procedure
Nordiko Metal Sputtering System Standard Operating Procedure Specifications : Target Size Gases used in the system Base pressure Sputtering pressure Substrates used Substrate size : 2 inch or 4 inch :
More informationVLSI Design 14. Memories
Last module: Synthesis and Verilog This module Memory arrays SRMs Serial Memories Dynamic memories Memory rrays Memory rrays Random ccess Memory Serial ccess Memory Content ddressable Memory (CM) Read/Write
More informationUniversity of MN, Minnesota Nano Center Standard Operating Procedure
Equipment Name: Image Reversal Oven Badger name: ir-oven Revision #: 2 Model: YES 310 Revisionist: Paul Kimani Location: Bay 2 Date: October 29, 2013 1. Description The Yield Engineering Systems YES-310
More informationSINGULUS TECHNOLOGIES
Fast Vacuum for Optical Disc Metallization and Photovoltaic Coatings B. Cord, M. Hoffmann, O. Hohn, F. Martin SINGULUS Technologies AG, Kahl am Main SINGULUS TECHNOLOGIES June 2014 SINGULUS Overview 25-June-2014-2
More informationStandard Operating Manual
NANOELECTRONICS FABRICATION FACILITY (NFF), HKUST Standard Operating Manual STS ICP-DRIE Copyright 2014 by Hong Kong University of Science & Technology. All rights reserved. Page 1 NANOELECTRONICS FABRICATION
More informationR I T. Title: STS ASE Semiconductor & Microsystems Fabrication Laboratory Revision: Original Rev Date: 01/21/ SCOPE 2 REFERENCE DOCUMENTS
Approved by: Process Engineer / / / / Equipment Engineer 1 SCOPE The purpose of this document is to detail the use of the STS ASE. All users are expected to have read and understood this document. It is
More informationMANUAL FOR SPTS APS (DIELECTRICS ETCHER)
MANUAL FOR SPTS APS (DIELECTRICS ETCHER) To be read first: SPTS APS is an etcher dedicated to dielectrics (SiO 2, Si 3 N 4, glass types...). Dielectrics etching in AMS200 is no more CMi standard. AMS200
More informationOperation of the contact mask aligner Canon PPC 210 Projection Print Camera
Operation of the contact mask aligner Canon PPC 210 Projection Print Camera Start-up Procedure: 1. Start the grey pump in the service corridor behind the aligner 2. Open the valve for the Nitrogen gas
More informationUniversity of Minnesota Nano Fabrication Center
Equipment name: Karl Suss Mask Aligners Badger name: MA6-P Revision number: 0 Model: MA6 Revisionist: Paul Kimani Location: Bay 4 PAN Date: September 17, 2015 1. Introduction The Karl Suss MA6-PAN is a
More informationMIL-STD-883H METHOD EXTERNAL VISUAL
* EXTERNAL VISUAL 1. PURPOSE. The purpose of this test method is to verify the workmanship of hermetically packaged devices. This test method shall also be utilized to inspect for damage due to handling,
More informationDeep Trench Metrology Challenges for 75nm DRAM Technology Peter Weidner, Alexander Kasic, Thomas Hingst Thomas Lindner, Qimonda, Dresden, Germany
Deep Trench Metrology Challenges for 75nm DRAM Technology Peter Weidner, Alexander Kasic, Thomas Hingst Thomas Lindner, Qimonda, Dresden, Germany Abstract: The demand for new DRAM technologies with smaller
More informationXactix XeF2 OPERATION MANUAL
General Information The Xactix e-1 is a xenon difluoride (XeF 2) isotropic silicon etcher. XeF 2 is a vapor phase etch, which exhibits very high selectivity of silicon to photo-resist, silicon dioxide,
More informationKarl Suss MJB4 Mask Aligner
Karl Suss MJB4 Mask Aligner Tool Manager: Yong Sun ( yongs@princeton.edu; Office 8-8234; Cell 609-917-5076 ) Backup: George Watson ( gwatson@princeton.edu; Office 8-4626; Cell 732-996-2713 ) ******************************************************************************
More informationPlasma-Therm PECVD. Operating Characteristics. Operating Instructions. Typical Processes. I. Loading. II. Operating
Plasma-Therm PECVD A PECVD (plasma enhanced chemical vapor deposition) reacts gases in a RF (radio frequency) induced plasma to deposit materials such as silicon dioxide and silicon nitride. This PECVD
More informationCrimpFlex Crimping Guidelines
The following guidelines are suggestions to the design engineer and quality control personnel on proven methods of incorporating the CrimpFlex? contact into their designs and into their manufacturing and
More informationMMRC PVD Evaporator Instructions
Warnings MMRC PVD Evaporator Instructions (Updated Aug 2016) Under PVD conditions, even oils and greases are volatile. WEAR GLOVES, and if you touch your skin or anything else oily or wet, change them.
More informationSTS PECVD Instructions
STS PECVD Instructions I. Introduction A PECVD (Plasma Enhanced Chemical Vapor Deposition) reacts gases in a RF- (Radio Frequency) - induced plasma to deposit materials such as SiO 2 and Si X N Y. This
More informationMass Spec will not Autotune
Mass Spec will not Autotune Applies to 5973A/N MSD What could be the problem? There could be several things that would cause your Mass Spec not to Autotune. The most common, easily corrected Autotune problems
More informationStack Height Analysis for FinFET Logic and Circuit
2015 Spring ECE 7332 Stack Height Analysis for FinFET Logic and Circuit Xinfei Guo & Qing Qin May 8 th, 2015 Outline Background & Motivation FinFET Design and Simulation Flow Stack Height Analysis A Case
More informationUNIVERSITY OF ROCHESTER MEDICAL CENTER
1. Purpose/Scope: This procedure defines the operation, maintenance and calibration of the Beckman 2. General Policy: The HIC will adhere to the specific guidelines recommended by Beckman Coulter s instruction
More information3M Thermally Conductive Epoxy Adhesive TC-2810
Technical Data January, 2010 3M Thermally Conductive Epoxy Adhesive TC-2810 Product Description 3M Thermally Conductive Epoxy Adhesive TC-2810 is a boron nitride filled, two-part, thermally conductive
More informationGRAVITY PROBE-B GYRO HOUSING LITHOGRAPHY PROCESS
PO105 July 15,1997 LITH71597.DOC R. Shile GRAVITY PROBE-B GYRO HOUSING LITHOGRAPHY PROCESS Document Revision Record Rev Date ECO No. Pages Affected Description 1. PHOTORESIST APPLICATION EQUIPMENT AND
More informationUniversity of Minnesota Nano Fabrication Center
Equipment name: Karl Suss Mask Aligners Badger name: MA6 & Maba6 Revision number: 4 Models: Revisionist: Paul Kimani Location: Bay 2 Date: April 25, 2013 1. Introduction The Karl Suss MA6 and MABA6 are
More informationErrata CMOS VLSI Design 3 rd Edition
Errata CMOS VLSI esign 3 rd Edition Last updated 4 September 2006 Send your corrections to bugs@cmosvlsi.com Errata in 2 nd Printing Page viii, Section 4.3: SIzing -> Sizing (N. Ho 8/16/06) Page 39, Table
More informationHow To Use Getters and Getter Pumps
A Journal of Practical and Useful Vacuum Technology From By Phil Danielson How To Use Getters and Getter Pumps Gettering is a vacuum pumping technology that has been with us, in many forms, for almost
More informationPlasma Sources and Feedback Control in Pretreatment Web Coating Applications
Plasma Sources and Feedback Control in Pretreatment Web Coating Applications Joseph Brindley, Benoit Daniel, Victor Bellido-Gonzalez, Dermot Monaghan Gencoa Ltd., Physics Rd, L24 9HP Liverpool, UK (+44)
More information