CPE/EE 427, CPE 527 VLSI Design I L06: Complementary CMOS Logic Gates
|
|
- Clarissa Lee
- 6 years ago
- Views:
Transcription
1 PE/EE 427, PE 527 VLSI esign I L6: omplementary MOS Logic Gates epartment of Electrical and omputer Engineering University of labama in Huntsville leksandar Milenkovic ( ) ourse dministration Instructor: leksandar Milenkovic milenka@ece.uah.edu E 27-L Mon. 5:3 PM 6:3 PM, Wen. 2:3 3:3 PM URL: T: Joel Wilder Labs: Lab#2 posted (due 9/23/5) Text: MOS VLSI esign, 3 rd ed., Weste, Harris Review: Introduction, esign Metrics, I Fabrication (Read hapter ); I Fabrication (hapter 3) Today: MOS Non-ideal IV, MOS Inverter (hapter 2) 9/4/25 VLSI esign I;. Milenkovic 2 VLSI esign I;. Milenkovic
2 MOS Inverter VT NMOS off PMOS res NMOS sat PMOS res V out (V).5 NMOS sat PMOS sat.5 NMOS res PMOS sat NMOS res PMOS off V in (V) 9/4/25 VLSI esign I;. Milenkovic 3 eta Ratio If β p / β n, switching point will move from /2 alled skewed gate Other gates: collapse into equivalent inverter V out β p. β = n β p β = n 2.5 V in 9/4/25 VLSI esign I;. Milenkovic 4 VLSI esign I;. Milenkovic 2
3 Noise Margins How much noise can a gate input see before it does not recognize the input? Logical High Output Range Output haracteristics V OH NM H V IH V IL Input haracteristics Indeterminate Region Logical High Input Range Logical Low Output Range V OL NM L Logical Low Input Range 9/4/25 VLSI esign I;. Milenkovic 5 Logic Levels To maximize noise margins, select logic levels at V out β p /β n > V in V out V in 9/4/25 VLSI esign I;. Milenkovic 6 VLSI esign I;. Milenkovic 3
4 Logic Levels To maximize noise margins, select logic levels at unity gain point of transfer characteristic V out Unity Gain Points Slope = - V OH β p /β n > V in V out V OL V tn V IL V IH - V tp V in 9/4/25 VLSI esign I;. Milenkovic 7 MOS Inverter: Switch Model of ynamic ehavior R p V out V out L R n L V in = V in = 9/4/25 VLSI esign I;. Milenkovic 8 VLSI esign I;. Milenkovic 4
5 MOS Inverter: Switch Model of ynamic ehavior R p V out V out L R n L V in = V in = Gate response time is determined by the time to charge L through R p (discharge L through R n ) 9/4/25 VLSI esign I;. Milenkovic 9 Relative Transistor Sizing When designing static MOS circuits, balance the driving strengths of the transistors by making the PMOS section wider than the NMOS section to maximize the noise margins and obtain symmetrical characteristics 9/4/25 VLSI esign I;. Milenkovic VLSI esign I;. Milenkovic 5
6 Switching Threshold V M where V in = V out (both PMOS and NMOS in saturation since V S = V GS ) V M r /( + r) where r = k p V STp /k n V STn Switching threshold set by the ratio r, which compares the relative driving strengths of the PMOS and NMOS transistors Want V M = /2 (to have comparable high and low noise margins), so want r (W/L) p k n V STn (V M -V Tn -V STn /2) = (W/L) n k p V STp ( -V M +V Tp +V STp /2) 9/4/25 VLSI esign I;. Milenkovic Switch Threshold Example In our generic.25 micron MOS process, using the process parameters from slide L3.25, a = 2.5V, and a minimum size NMOS device ((W/L) n of.5) V T (V) γ(v.5 ) V ST (V) k (/V 2 ) λ(v - ) NMOS x -6.6 PMOS x (W/L) p (W/L) n = 9/4/25 VLSI esign I;. Milenkovic 2 VLSI esign I;. Milenkovic 6
7 Switch Threshold Example In our generic.25 micron MOS process, using the process parameters, a = 2.5V, and a minimum size NMOS device ((W/L) n of.5) NMOS PMOS V T (V) γ(v.5 ) V ST (V).63 - k (/V 2 ) 5 x -6-3 x -6 λ(v - ).6 -. (W/L) p 5 x ( /2) = x x = 3.5 (W/L) n -3 x (.25.4./2) (W/L) p = 3.5 x.5 = 5.25 for a V M of.25v 9/4/25 VLSI esign I;. Milenkovic 3 Simulated Inverter V M V M (V) ~3.4 (W/L) p /(W/L) n Note: x-axis is semilog V M is relatively insensitive to variations in device ratio setting the ratio to 3, 2.5 and 2 gives V M s of.22v,.8v, and.3v Increasing the width of the PMOS moves V M towards Increasing the width of the NMOS moves V M toward 9/4/25 VLSI esign I;. Milenkovic 4 VLSI esign I;. Milenkovic 7
8 Noise Margins etermining V IH and V IL 3 y definition, V IH and V IL are where dv out /dv in = - (= gain) V OH = V out 2 V OL = VIL V M V in piece-wise linear approximation of VT VIH NM H = -V IH NM L = V IL - pproximating: V IH = V M -V M /g V IL = V M + ( -V M )/g So high gain in the transition region is very desirable 9/4/25 VLSI esign I;. Milenkovic 5 V out (V) MOS Inverter VT from Simulation V in (V).25um, (W/L) p /(W/L) n = 3.4 (W/L) n =.5 (min size) = 2.5V V M.25V, g = V IL =.2V, V IH =.3V NM L = NM H =.2 (actual values are V IL =.3V, V IH =.45V NM L =.3V & NM H =.5V) Output resistance low-output = 2.4kΩ high-output = 3.3kΩ 9/4/25 VLSI esign I;. Milenkovic 6 VLSI esign I;. Milenkovic 8
9 Gain eterminates gain V in Gain is a strong function of the slopes of the currents in the saturation region, for V in = V M (+r) g (V M -V Tn -V STn /2)(λ n - λ p ) etermined by technology parameters, especially channel length modulation (λ). Only designer influence through supply voltage and V M (transistor sizing). 9/4/25 VLSI esign I;. Milenkovic 7 Impact of Process Variation on VT urve V out (V) ad PMOS Good NMOS Good PMOS ad NMOS Nominal V in (V) process variations (mostly) cause a shift in the switching threshold 9/4/25 VLSI esign I;. Milenkovic 8 VLSI esign I;. Milenkovic 9
10 Scaling the Supply Voltage V out (V) V in (V) evice threshold voltages are kept (virtually) constant V out (V) /4/25 VLSI esign I;. Milenkovic 9..5 Gain=- V in (V) evice threshold voltages are kept (virtually) constant Static MOS Logic VLSI esign I;. Milenkovic
11 MOS ircuit Styles Static complementary MOS - except during switching, output connected to either V or via a lowresistance path high noise margins full rail to rail swing VOH and VOL are at V and, respectively low output impedance, high input impedance no steady state path between V and (no static power consumption) delay a function of load capacitance and transistor resistance comparable rise and fall times (under the appropriate transistor sizing conditions) ynamic MOS - relies on temporary storage of signal values on the capacitance of high-impedance circuit nodes simpler, faster gates increased sensitivity to noise 9/4/25 VLSI esign I;. Milenkovic 2 Static omplementary MOS Pull-up network (PUN) and pull-down network (PN) In In 2 In N In In 2 In N PUN PN PMOS transistors only pull-up: make a connection from to F when F(In,In 2, In N ) = F(In,In 2, In N ) pull-down: make a connection from F to when F(In,In 2, In N ) = NMOS transistors only PUN and PN are dual logic networks 9/4/25 VLSI esign I;. Milenkovic 22 VLSI esign I;. Milenkovic
12 Threshold rops PUN L L PN L L 9/4/25 VLSI esign I;. Milenkovic 23 Threshold rops PUN S V GS S -V Tn L L PN L V GS S L V Tp S 9/4/25 VLSI esign I;. Milenkovic 24 VLSI esign I;. Milenkovic 2
13 onstruction of PN NMOS devices in series implement a NN function NMOS devices in parallel implement a NOR function + 9/4/25 VLSI esign I;. Milenkovic 25 ual PUN and PN PUN and PN are dual networks emorgan s theorems + = = + [!( + ) =!! or!( ) =! &!] [!( ) =! +! or!( & ) =!!] a parallel connection of transistors in the PUN corresponds to a series connection of the PN omplementary gate is naturally inverting (NN, NOR, OI, OI) Number of transistors for an N-input logic gate is 2N 9/4/25 VLSI esign I;. Milenkovic 26 VLSI esign I;. Milenkovic 3
14 MOS NN F 9/4/25 VLSI esign I;. Milenkovic 27 MOS NN Vdd NN F = NN(,) F Vdd Vdd Vdd Vdd = F= = F= = F= = F= = = = = 9/4/25 VLSI esign I;. Milenkovic 28 VLSI esign I;. Milenkovic 4
15 MOS NOR F + 9/4/25 VLSI esign I;. Milenkovic 29 MOS NOR Vdd NOR F = NOR(,) F Vdd Vdd Vdd Vdd = = = = = = = = F= F= F= F= 9/4/25 VLSI esign I;. Milenkovic 3 VLSI esign I;. Milenkovic 5
16 omplex MOS Gate OUT =!( + ( + )) 9/4/25 VLSI esign I;. Milenkovic 3 omplex MOS Gate OUT =!( + ( + )) 9/4/25 VLSI esign I;. Milenkovic 32 VLSI esign I;. Milenkovic 6
17 XNOR/XOR Implementation XNOR XOR How many transistors in each? an you create the stick transistor layout for the lower left circuit? 9/4/25 VLSI esign I;. Milenkovic 33 ombinational Logic ells MOS logic cells N-OR-INVERT (OI) OR-N-INVERT(OI) 2 Example: OI22 2 Z = (* + * + E) Z = OI22(,,,, E) Exercise: onstruct this logic cell? Example: OI32 Z = [(++)*(+E)*F] Z = OI32(,,,, E, F) Exercise: onstruct this logic cell? OI22 nd Or Inverter E Z 9/4/25 VLSI esign I;. Milenkovic 34 VLSI esign I;. Milenkovic 7
18 OI22 Vdd E E Z 9/4/25 VLSI esign I;. Milenkovic 35 Standard ell Layout Methodology Routing channel signals What logic function is this? 9/4/25 VLSI esign I;. Milenkovic 36 VLSI esign I;. Milenkovic 8
19 OI2 Logic Graph j X PUN X =!( ( + )) X i i j PN 9/4/25 VLSI esign I;. Milenkovic 37 Two Stick Layouts of!( ( + )) X X uninterrupted diffusion strip 9/4/25 VLSI esign I;. Milenkovic 38 VLSI esign I;. Milenkovic 9
20 onsistent Euler Path n uninterrupted diffusion strip is possible only if there exists a Euler path in the logic graph Euler path: a path through all nodes in the graph such that each edge is visited once and only once. X X i j For a single poly strip for every input signal, the Euler paths in the PUN and PN must be consistent (the same) 9/4/25 VLSI esign I;. Milenkovic 39 onsistent Euler Path n uninterrupted diffusion strip is possible only if there exists a Euler path in the logic graph Euler path: a path through all nodes in the graph such that each edge is visited once and only once. X X i j For a single poly strip for every input signal, the Euler paths in the PUN and PN must be consistent (the same) 9/4/25 VLSI esign I;. Milenkovic 4 VLSI esign I;. Milenkovic 2
21 OI22 Logic Graph X PUN X =!((+) (+)) X PN 9/4/25 VLSI esign I;. Milenkovic 4 OI22 Layout X Some functions have no consistent Euler path like x =!(a + bc + de) (but x =!(bc + a + de) does!) 9/4/25 VLSI esign I;. Milenkovic 42 VLSI esign I;. Milenkovic 2
22 ombinational Logic ells (cont d) The OI family of cells with 3 index numbers or less X = {OI, OI, O, O}; a,b,c={2,3} ell Type Xa Xa Xab Xab Xabc Total ells X2, X3 X2, X3 X22, X33, X32 X22, X32, X33 X222, X333, X332, X322 Number of Unique ells /4/25 VLSI esign I;. Milenkovic 43 VT is ata-ependent M 3 M 4 3.5µ/.25µ NMOS.75µ /.25µ PMOS V GS2 = V V S V GS = V M 2 S M S F= int 9/4/25 VLSI esign I;. Milenkovic 44 2 weaker PUN 2,: -> =, : -> =, :-> The threshold voltage of M 2 is higher than M due to the body effect (γ) V Tn = V Tn V Tn2 = V Tn + γ( ( 2φ F + V int ) - 2φ F ) since V S of M 2 is not zero (when V = ) due to the presence of int VLSI esign I;. Milenkovic 22
23 Static MOS Full dder ircuit in in! out!sum in in in 9/4/25 VLSI esign I;. Milenkovic 45 Static MOS Full dder ircuit! out =! in & (!!) (! &!)!Sum = out & (!!! in ) (! &! &! in ) in in! out!sum in in in out = in & ( ) ( & ) Sum =! out & ( in ) ( & & in ) 9/4/25 VLSI esign I;. Milenkovic 46 VLSI esign I;. Milenkovic 23
VLSI Design I; A. Milenkovic 1
PE/EE 427, PE 527 VLI esign I L8: Pass Transistor Logic epartment of Electrical and omputer Engineering University of labama in Huntsville leksandar Milenkovic ( www. ece.uah.edu/~milenka ) www. ece.uah.edu/~milenka/cpe527-3f
More informationVLSI Design I; A. Milenkovic 1
Review: The Regenerative Property V i V o V i V o CPE/EE 47, CPE 57 VLSI esign I : Sequential Circuits epartment of Electrical and Computer Engineering University of labama in Huntsville leksandar Milenkovic
More informationVLSI Design I; A. Milenkovic 1
State Registers Review: Sequential efinitis CPE/EE 427, CPE 527 VLSI esign I L2: ynamic Sequential Circuits epartment of Electrical and Computer Engineering University of labama in Huntsville leksandar
More informationVLSI Design I; A. Milenkovic 1
CPE/EE 427, CPE 527 VLSI esign I L2: ynamic Sequential Circuits epartment of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( www. ece.uah.edu/~milenka )
More informationCPE/EE 427, CPE 527 VLSI Design I L21: Sequential Circuits. Review: The Regenerative Property
CPE/EE 427, CPE 527 VLSI esign I L21: Sequential Circuits epartment of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( www.ece.uah.edu/~milenka ) www.ece.uah.edu/~milenka/cpe527-5f
More informationEE241 - Spring 2013 Advanced Digital Integrated Circuits. Assigned reading. No new reading. Lecture 4: Transistor Models
EE41 - Spring 013 Advanced Digital Integrated ircuits ecture 4: Transistor Models Assigned reading No new reading 1 Outline ast lecture Features of modern technologies This lecture Transistor modeling
More informationDesigning of Low Power and Efficient 4-Bit Ripple Carry Adder Using GDI Multiplexer
Designing of Low Power and Efficient 4-Bit Ripple Carry Adder Using GDI Multiplexer 1 Vinay.K.Kolur, 2 Pavankumar Kulkarni Department of EEE, BLDEA s CET Vijayapur Abstract The low power and less delay
More informationDesign of Low Power and High Speed 4-Bit Ripple Carry Adder Using GDI Multiplexer
Design of Low Power and High Speed 4-Bit Ripple Carry Adder Using GDI Multiplexer Yemmiganur. Sowmya, Department of ECE,Reva University, Bangalore soumyaymgr@gmail.com Raganna. A Department of ECE, Reva
More informationVLSI Design 8. Design of Adders
VLI Design. Design of dders. Design of dders Last module: Designing MO gate networks peeding up combinational gates This module dder circuits imple adders Fast addition Half dder ingle-it ddition Full
More informationVLSI Design 14. Memories
Last module: Synthesis and Verilog This module Memory arrays SRMs Serial Memories Dynamic memories Memory rrays Memory rrays Random ccess Memory Serial ccess Memory Content ddressable Memory (CM) Read/Write
More informationPhysical Design of CMOS Integrated Circuits
Physical Design of CMOS Integrated Circuits Dae Hyun Kim EECS Washington State University References John P. Uyemura, Introduction to VLSI Circuits and Systems, 2002. Chapter 5 Goal Understand how to physically
More informationECE520 VLSI Design. Lecture 9: Design Rules. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 9: Design Rules Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Interconnect
More informationVLSI Design 12. Design Styles
1 9 8 5 1 9 8 7 1 9 9 1 1 9 9 3 1 9 9 9 2 0 0 1 2 0 0 5 2 0 0 7 2 0 0 9 Pr odu ctiv it y (T r an s./ St a f -M o nt h ) VLSI Design Last module: Floorplanning Sequential circuit design Clock skew This
More informationVLSI Design I; A. Milenkovic 1
Switch Model of NMOS Transistor V GS Gate CPE/EE 47, CPE 57 VLSI Design I L0: IC Manufacturing Source (of carriers) Drain (of carriers) Department of Electrical and Computer Engineering University of Alabama
More informationStack Height Analysis for FinFET Logic and Circuit
2015 Spring ECE 7332 Stack Height Analysis for FinFET Logic and Circuit Xinfei Guo & Qing Qin May 8 th, 2015 Outline Background & Motivation FinFET Design and Simulation Flow Stack Height Analysis A Case
More informationSurfing Interconnect
Surfing Interconnect Mark R. Greenstreet and Jihong Ren University of British Columbia, Rambus Surfing Interconnect p.1/17 Motivation Wires are the problem: Wires scale poorly with feature size: Gate delays
More informationCD4008BMS. CMOS 4-Bit Full Adder With Parallel Carry Out. Features. Pinout. Logic Diagram. Applications. Description.
CD48BMS November 994 CMOS 4-Bit Full Adder With Parallel Carry Out Features Pinout High-Voltage Type (2V Rating) 4 Sum Outputs Plus Parallel Look-ahead Carry-Output CD48BMS TOP VIEW High-Speed Operation
More informationScaling. Krish Chakrabarty 1. Scaling
Scaling Transistors Interconnect Future Challenges Krish Chakrabarty 1 Scaling The only constant in VLSI is constant change Feature size shrinks by 30% every 2-3 years Transistors become cheaper Transistors
More informationTHIẾT KẾ VI MẠCH TƯƠNG TỰ CHƯƠNG 2: CMOS Technology
THIẾT KẾ VI MẠCH TƯƠNG TỰ CHƯƠNG 2: CMOS Technology Hoàng Trang-bộ môn Kỹ Thuật Điện Tử hoangtrang@hcmut.edu.vn 1 TP.Hồ Chí Minh 12/2011 1. Overview - IC technology - CMOS vs BJT Hoàng Trang-bộ môn Kỹ
More informationVLSI Design I; A. Milenkovic 1
oure miraion PE/EE 47, PE 57 LSI eign I L8: elay Eimaion eparmen of Elecrical an ompuer Engeerg Univeriy of labama Hunville lekanar Milenkovic ( www.ece.uah.eu/~milenka ) www.ece.uah.eu/~milenka/cpe57-5f
More informationCPE/EE 427, CPE 527 VLSI Design I IC Manufacturing. The MOS Transistor
CPE/EE 427, CPE 527 VLSI Design I IC Manufacturing Department of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic The MOS Transistor Polysilicon Aluminum 9/11/2006
More informationLayout Design II. Lecture Fall 2003
Layout Design II Lecture 6 18-322 Fall 2003 Roadmap Today: Layout Verification & design in the large Next week: Transistor sizing Wires Homework 1: Due Today Homework 2: Out Today, Due Sept 18 Lab 2: This
More information256/512 /1K /2K/4K x 9 Asynchronous FIFO
/25/29/ fax id: 5404 Features Asynchronous first-in first-out (FIFO) buffer memories 256 x 9 (CY7C419) 512 x 9 (CY7C421) 1K x 9 (CY7C425) 2K x 9 (CY7C429) 4K x 9 (CY7C433) Dual-ported AM cell High-speed
More informationLABORATORY EXERCISE 1 CONTROL VALVE CHARACTERISTICS
Date: Name: LABORATORY EXERCISE 1 CONTROL VALVE CHARACTERISTICS OBJECTIVE: To demonstrate the relation between valve stem position and the fluid flow through a control valve, for both linear and equal
More informationDESIGN AND CHARACTERIZATION OF 20NM SOI MOSFET DOPING ABRUPTNESS DEPENDENT
DESIGN AND CHARACTERIZATION OF 20NM SOI MOSFET DOPING ABRUPTNESS DEPENDENT A. S. M. Zain 1, N. F. M. Zain 2, F. Salehuddin 1, N. Jamaluddin 2 and N. Abdullah Yaacob 2 1 Centre for Telecommunication Research
More informationUrban OR: Quiz 2 Solutions (2003) ( 1 ρ 1 )( 1 ρ 1 ρ 2 ) ( 1 12 )( ) σ S ] 24 [ 2 = 60, 2 2 ] ( 2 ) 3
Problem 1: (a) Wo = ƒ λ Urban OR: Quiz 2 Solutions (2003) 2 2 E [ S i ] 12 1 12 9 i = + = 1 min i = 1 2 60 2 60 2 W W = o 1 q1 = = 1. 25 min ( 1 ρ 1 ) ( 1 12 ) 60 W W = o 1 q2 = = 6. 25 min ( 1 ρ 1 )(
More informationAsynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs
60A CY7C460A/CY7C462A Features Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs Functional Description High-speed, low-power, first-in first-out (FIFO) memories 8K x 9 FIFO (CY7C460A) 16K x 9 FIFO (CY7C462A)
More informationLeading Edge Logic Comparison. March 9, 2018 Scotten W. Jones President IC Knowledge LLC
Leading Edge Logic Comparison March 9, 2018 Scotten W. Jones President IC Knowledge LLC sjones@icknowledge.com Logic Standard Cell Logic designs are created using standard cells. The cell height is the
More informationEE 434 Lecture 6. Process Technology
EE 434 Lecture 6 Process Technology Quiz 4 If an n-channel MOS transistor is modeled with an input capacitance of 2fF and an on resistance of 5KΩ and a p-channel transistor with an input capacitance of
More informationMIL-STD-883G METHOD
STEADY-STATE LIFE 1. PURPOSE. The steady-state life test is performed for the purpose of demonstrating the quality or reliability of devices subjected to the specified conditions over an extended time
More informationLong term stability tests of INO RPC prototypes
Long term stability tests of INO RPC prototypes While the problem of sudden aging in the glass RPC prototypes is being investigated, a few RPCs of dimension 40 cm 30 cm were fabricated, using glass procured
More informationMitos Fluika Pressure and Vacuum Pumps Datasheet
Unit 1, Anglian Business Park, Orchard Road, Royston, Hertfordshire, SG8 5TW, UK T: +44 (0)1763 242491 F: +44 (0)1763 246125 E: sales@dolomite-microfluidics.com W: www.dolomite-microfluidics.com Dolomite
More informationAdiabatic Switching. A Survey of Reversible Computation Circuits. Benjamin Bobich, 2004
Adiabatic Switching A Survey of Reversible Computation Circuits Benjamin Bobich, 2004 Agenda for Today 1. The Basics of Adiabatic Logic and the Fundamentals of Adiabatic Charging 2. Early Adiabatic Circuit
More informationTOTAL-IONIZING-DOSE RESPONSE OF 65 nm MOSFETS IRRADIATED TO ULTRA- HIGH DOSES. GIULIO BORGHELLO
TOTAL-IONIZING-DOSE RESPONSE OF 65 nm MOSFETS IRRADIATED TO ULTRA- HIGH DOSES GIULIO BORGHELLO giulio.borghello@cern.ch introduction Presented at NSREC 2017 14/11/2017 GIULIO BORGHELLO 2 introduction Presented
More informationInfluence of HALO and drain-extension doping gradients on transistor performance
Materials Science and Engineering B 114 115 (2004) 15 19 Influence of HALO and drain-extension doping gradients on transistor performance Axel Erlebach a,, Thomas Feudel b, Andreas Schenk c, Christoph
More informationIntroductory Lab: Vacuum Methods
Introductory Lab: Vacuum Methods Experiments in Modern Physics (P451) In this lab you will become familiar with the various components of the lab vacuum system. There are many books on this topic one of
More informationLaboratory Experiments No 1: Measuring the Number Distribution
Laboratory Experiments No 1: Measuring the Number Distribution Purpose: To test the operation of the DMA by comparing the calculated size to a monodisperse aerosol particle, and to use the DMA to measure
More informationAN INVESTIGATION OF LONGITUDINAL VENTILATION FOR SHORT ROAD TUNNELS WITH HIGH FIRE HRR
- 9 - AN INVESTIGATION OF LONGITUDINAL VENTILATION FOR SHORT ROAD TUNNELS WITH HIGH FIRE HRR O Gorman S., Nuttall R., Purchase A. Parsons Brinckerhoff, Australia ABSTRACT Recent fire tests for tunnels
More informationYoke Instrumentation: ILD Muon System / Tail Catcher. Valeri Saveliev IAM, RAS, Russia DESY, Germany 3 June, 2016
Yoke Instrumentation: ILD Muon System / Tail Catcher Valeri Saveliev IAM, RAS, Russia DESY, Germany 3 June, 2016 ILD Muon System/Tail Catcher µ - µ + Events/0.2 [GeV] 150 + Zh µ µ - X 100 50 s = 250 GeV
More informationThe University of Hong Kong Department of Physics Experimental Physics Laboratory
The University of Hong Kong Department of Physics Experimental Physics Laboratory PHYS2260 Heat and Waves 2260-1 LABORATORY MANUAL Experiment 1: Adiabatic Gas Law Part A. Ideal Gas Law Equipment Required:
More informationMATC EXPERIMENT 27 MAXIMUM POWER TRANSFER
MATC EXPERIMENT 27 MAXIMUM POWER TRANSFER Submitted to: Mr. Sutterfield Submitted by: Jody Decker Submitted on: XX Performed on: 2/27/08 Lab Partner: None TABLE OF CONTENTS THEORETICAL SOLUTIONS AND FORMULAS...
More informationCHAPTER 7 : SMOKE METERS AND THEIR INSTALLATIONS
CHAPTER 7 : SMOKE METERS AND THEIR INSTALLATIONS 1 Scope : This Chapter covers the requirements of smoke meters and their installation on engines for full load and free acceleration tests, mentioned in
More informationComparison of Wind Turbines Regarding their Energy Generation.
Comparison of Wind Turbines Regarding their Energy Generation. P. Mutschler, Member, EEE, R. Hoffmann Department of Power Electronics and Control of Drives Darmstadt University of Technology Landgraf-Georg-Str.
More informationPressure Sensor Bridge Configurations
Pressure Sensor Bridge Configurations 1. Purpose Describe different pressure sensor bridge configurations, when each can and cannot be used, and the advantages and disadvantages of each. 2. Introduction
More informationPage 2 of 46 Prepared by: Engr. Ram Sankar
Page 2 of 46 CHAPTER 1 GETTING STARTED Page 3 of 46 Establishing Communication with Relay: 1. Open MICOM S1 studio and click on NEW SYSTEM. 2. Name it and save on desired location and click on OK. Page
More informationSimulation with IBIS in Tight Timing Budget Systems
Asian IBIS Summit 2005 Simulation with IBIS in Tight Timing Budget Systems SUI,SHIJU sui.shiju shiju@zte.com. @zte.com.cncn Asian IBIS Summit 2005 1 Agenda Basis of system timing analysis Simulation with
More informationDIY - PC - Interface for Suunto Cobra/Vyper/Mosquito
DIY - PC - Interface for Suunto Cobra/Vyper/Mosquito Summary This document is the distinct consequence of the Spyder/Stinger interface DIY. After having many e-mails concerning the application for the
More informationRG2 Gripper Datasheet Version 1.6
RG2 Gripper Datasheet Version 1.6 The RG2 gripper is a flexible electric gripper specially designed for robots from Universal Robots. The long stroke allows the gripper to handle a variety of object sizes.
More informationStructure and discharge test cases
Chapter 28 Structure and discharge test cases 28.1 Introduction Three test case have been implemented to test the performance and applicability of the structures and discharges modules. drythin Simulates
More informationIBIS Modeling for IO-SSO Analysis. Thunder Lay and Jack W.C. Lin IBIS Asia Summit Taipei, Taiwan Nov. 19, 2013
IBIS Modeling for IO-SSO Analysis Thunder Lay and Jack W.C. Lin IBIS Asia Summit Taipei, Taiwan Nov. 19, 2013 Agenda What is IO-SSO? Missing Components in Traditional IO-SSO Analysis Accurate On-die and
More informationStudy of an Oxygenation Process in Capillary. in the Presence of Magnetic Field
Int. Journal of Math. Analysis, Vol. 4,, no. 35, 697-76 Study of an Oxygenation Process in Capillary in the Presence of Magnetic Field ekha Bali* and Usha Awasthi ** Harcourt Butler Technological Institute,
More informationProvably Secure Camouflaging Strategy for IC Protection
Provably Secure Camouflaging Strategy for IC Protection Meng Li 1 Kaveh Shamsi 2 Travis Meade 2 Zheng Zhao 1 Bei Yu 3 Yier Jin 2 David Z. Pan 1 1 Electrical and Computer Engineering, University of Texas
More informationControlling the prefeeder
Controlling the prefeeder A prefeeder is a modulating device of some kind, controlling the material flow into the belt feeder infeed. You need it for three reasons: 1. The material can not be sheared at
More informationTTL Flash Interface connections
TTL Flash Interface connections Nikon TTL Hot-shoe Interface Gnd = Ground, Earth, Mass, Common. X = X (trigger) contact. Q = Quench or TTL stop. Rdy = Ready to fire SP = Speedlight present (Monitor). The
More informationAuto-Zero Calibration Technique for Pressure Sensors
Auto-Zero Calibration Technique for Pressure Sensors A Technical Note 1.0 INTRODUCTION This technical note describes how to implement Auto-Zero, a calibration technique for pressure sensors based on sampling
More informationCOMPRESSOR PACK SUCTION CONTROLLER TYPE: LP41x
Electrical Installation Requirements Care should be taken to separate the power and signal cables to prevent electrical interference and possible damage due to inadvertent connection. SUPPLY E L N LN2
More informationApplication Block Library Fan Control Optimization
Application Block Library Fan Control Optimization About This Document This document gives general description and guidelines for wide range fan operation optimisation. Optimisation of the fan operation
More informationCONTROL VALVE WHAT YOU NEED TO LEARN?
CONTROL VALVE WHAT YOU NEED TO LEARN? i) The control valve characteristics refers to the relationship between the volumetric flowrate F (Y-axis) through the valve AND the valve travel or opening position
More informationAppendix A COMPARISON OF DRAINAGE ALGORITHMS UNDER GRAVITY- DRIVEN FLOW DURING GAS INJECTION
ppendix COMPRISON OF DRINGE LGORITHMS UNDER GRVITY- DRIVEN FLOW DURING GS INJECTION.1 Introduction ll the simulations of gas injection discussed in this thesis were performed using a modified invasion
More informationPhilips SAA7118E Multi Standard Video Decoder Process Review
March 31, 2006 Philips SAA7118E Multi Standard Video Decoder Process Review For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor
More informationExercise 3. Power Versus Wind Speed EXERCISE OBJECTIVE DISCUSSION OUTLINE. Air density DISCUSSION
Exercise 3 Power Versus Wind Speed EXERCISE OBJECTIVE When you have completed this exercise, you will know how to calculate the power contained in the wind, and how wind power varies with wind speed. You
More informationSaturated-Unsaturated Consolidation
Introduction Saturated-Unsaturated Consolidation This example looks at the volume change behavior of a saturated-unsaturated column under loading, wetting and drying conditions. Feature Highlights GeoStudio
More informationLab 1. Adiabatic and reversible compression of a gas
Lab 1. Adiabatic and reversible compression of a gas Introduction The initial and final states of an adiabatic and reversible volume change of an ideal gas can be determined by the First Law of Thermodynamics
More informationTechnical Data Sheet MF010-O-LC
Technical Data Sheet MF010-O-LC - 1 - 1. Properties The oxygen measuring system MF010-O-LC determines the oxygen content in gas mixtures up to a temperature of 250 C. It is particularly suitable for the
More informationREASONS FOR THE DEVELOPMENT
7 Series 7 Series +24VDC VDC OUTPUT MICROPROCESS. E P IN EXH OUT 7 Series 7 ø,8 8 7 Series 9 5 8 9 7 Series Display features The proportional regulator has a 3 /2 digit display and a three-pushbutton
More informationUNIVERSITY OF WATERLOO
UNIVERSITY OF WATERLOO Department of Chemical Engineering ChE 524 Process Control Laboratory Instruction Manual January, 2001 Revised: May, 2009 1 Experiment # 2 - Double Pipe Heat Exchanger Experimental
More informationKISSsoft 03/2016 Tutorial 9
KISSsoft 03/2016 Tutorial 9 Cylindrical Gear Fine Sizing KISSsoft AG Rosengartenstrasse 4 8608 Bubikon Switzerland Phone: +41 55 254 20 50 Fax: +41 55 254 20 51 info@kisssoft.ag www.kisssoft.ag Table of
More informationCHEMICAL ENGINEERING LABORATORY CHEG 239W. Control of a Steam-Heated Mixing Tank with a Pneumatic Process Controller
CHEMICAL ENGINEERING LABORATORY CHEG 239W Control of a Steam-Heated Mixing Tank with a Pneumatic Process Controller Objective The experiment involves tuning a commercial process controller for temperature
More informationRedesign of Centrifugal PLACE FOR Compressor TITLE. Impeller by means of Scalloping
Redesign of Centrifugal PLACE FOR Compressor TITLE AUTHORS Impeller by means of Scalloping Kirill Grebinnyk, Aerodynamics Engineer, Sulzer (USA) Rob Widders, Engineering Manager, BOC (Australia) Kirill
More informationDesign Strategies for ARX with Provable Bounds: SPARX and LAX
Design Strategies for ARX with Provable Bounds: SPARX and LAX Daniel Dinu 1, Léo Perrin 1, Aleksei Udovenko 1, Vesselin Velichkov 1, Johann Großschädl 1, Alex Biryukov 1 1 SnT, University of Luxembourg
More informationWORKHOLDING APPLICATION BOOKLET
WORKHOLDING APPLICATION BOOKLET Applications and advantages of using minibooster hydraulic pressure intensifiers MINIMUM SIZE MAXIMUM POWER B-GB Workholding 2018.04 1 of 20 2 of 20 B-GB Workholding 2018.04
More informationSHORT COMMUNICATION A SIMPLE, SENSITIVE AND VERSATILE SOLID-STATE PRESSURE TRANSDUCER
J. exp. Biol 134, 429-433 (1988) 429 Printed in Great Britain The Company of Biologists Limited 1988 SHORT COMMUNICATION A SIMPLE, SENSITIVE AND VERSATILE SOLID-STATE PRESSURE TRANSDUCER BY JOHN R. B.
More informationItem Parameter Min Typical Max Unit. VCC Working Voltage V. PH Heating consumption mw. RH Heater resistance - 31±10% - Ω
Gas Sensor (MQ5) Description The AZL- Gas Sensor (MQ5) module is useful for gas leakage detection (in home and industry). It is suitable for detecting H2, LPG, CH4, CO, Alcohol. Due to its high sensitivity
More informationStanding Waves in a String
Standing Waves in a String OBJECTIVE To understand the circumstances necessary to produce a standing wave. To observe and define the quantities associated with a standing wave. To determine the wavelength
More informationModule 2, Add on Lesson Depth Sensor. Teacher. 90 minutes
Module 2, Add on Lesson Depth Sensor 90 minutes Teacher Purpose of this lesson Investigate the relationship between pressure and depth Construct a sensor to measure the depth of water Graph data and reason
More informationSTANDARD SCORES AND THE NORMAL DISTRIBUTION
STANDARD SCORES AND THE NORMAL DISTRIBUTION REVIEW 1.MEASURES OF CENTRAL TENDENCY A.MEAN B.MEDIAN C.MODE 2.MEASURES OF DISPERSIONS OR VARIABILITY A.RANGE B.DEVIATION FROM THE MEAN C.VARIANCE D.STANDARD
More information256/512/1K/2K/4K x 9 Asynchronous FIFO
256/512/1K/2K/4K x 9 Asynchronous FIFO CY7C419/21/25/29/33 256/512/1K/2K/4K x 9 Asynchronous FIFO Features Asynchronous First-In First-Out (FIFO) Buffer Memories 256 x 9 (CY7C419) 512 x 9 (CY7C421) 1K
More informationPowers Controls RC 195 Multiple Input Receiver- Controller
Powers Controls RC 195 Multiple Input Receiver- Controller Document No. 155-036P25 RC 195-1 Description Features Application The RC 195 Multiple lnput Receiver-Controller is a pneumatic instrument which
More informationLow Profile Load Cells
Low Profile Load Cells World Leading Performance With Improved Linearity, Hysteresis, Creep & Thermal Performance Introducing Interface s Enhanced Low Profile Load Cell Interface Inc. pioneered the first
More informationSX150A. Features. Typical Applications. Description
Datasheet -- Pressure Sensors: Measurement Type: Absolute; 0 psia to 150 psia, Unamplified, Representative photograph, actual product appearance may vary. Due to regional agency approval requirements,
More informationElectropneumatic Positioner and Pneumatic Positioner Type 3760 JIS
Electropneumatic Positioner and Pneumatic Positioner Type 3760 Application Single-acting positioners for direct attachment to pneumatic control valves. Supplied with an electric input signal of 4 to 20
More informationSafety Manual OPTISWITCH series relay (DPDT)
Safety Manual OPTISWITCH series 5000 - relay (DPDT) 1 Content Content 1 Functional safety 1.1 In general................................ 3 1.2 Planning................................. 5 1.3 Adjustment
More informationCompensator Design for Speed Control of DC Motor by Root Locus Approach using MATLAB
Compensator Design for Speed Control of DC Motor by Root Locus Approach using MATLAB Akshay C. Mahakalkar, Gaurav R. Powale 2, Yogita R. Ashtekar 3, Dinesh L. Mute 4, 2 B.E. 4 th Year Student of Electrical
More informationHW #5: Digital Logic and Flip Flops
HW #5: Digital Logic and Flip Flops This homework will walk through a specific digital design problem in all its glory that you will then implement in this weeks lab. 1 Write the Truth Table (10 pts) Consider
More informationElectropneumatic Positioner and Pneumatic Positioner Type 3760 JIS
Electropneumatic Positioner and Pneumatic Positioner Type 3760 Application Single-acting positioners for direct attachment to pneumatic control valves. An electric standardized signal of 4 to 20 ma or
More informationFLUID POWER FLUID POWER EQUIPMENT TUTORIAL OTHER FLUID POWER VALVES. This work covers part of outcome 2 of the Edexcel standard module:
FLUID POWER FLUID POWER EQUIPMENT TUTORIAL OTHER FLUID POWER VALVES This work covers part of outcome 2 of the Edexcel standard module: UNIT 21746P APPLIED PNEUMATICS AND HYDRAULICS The material needed
More informationCable in Conduit Conductor (CICC) quench modelling
DEMO SAMPLE Cable in Conduit Conductor (CICC) quench modelling This demo gives an example of quench simulation for a Central Solenoid (CS). CS is divided into geometrically identical sections (see Fig.
More informationThe Usage of Propeller Tunnels For Higher Efficiency and Lower Vibration. M. Burak Şamşul
The Usage of Propeller Tunnels For Higher Efficiency and Lower Vibration M. Burak Şamşul ITU AYOC 2014 - Milper Pervane Teknolojileri Company Profile MILPER is established in 2011 as a Research and Development
More informationOptimizing Cyclist Parking in a Closed System
Optimizing Cyclist Parking in a Closed System Letu Qingge, Killian Smith Gianforte School of Computing, Montana State University, Bozeman, MT 59717, USA Abstract. In this paper, we consider the two different
More informationCOMPLETE STREETS DURING CONSTRUCTION
COMPLETE STREETS DURING CONSTRUCTION MAINTAINING ACCESSIBILITY FOR ALL Presented by Robbie Burgess, P.E., PTOE Associate Principal Construction Services Manager Howard Stein Hudson rburgess@hshassoc.com
More informationSUMMARY MEMBERSHIP ANALYSIS FOR THE STATE OF. Trends of first-time 4 to 8 year-old male ice hockey players to
SUMMARY MEMBERSHIP ANALYSIS FOR THE STATE OF New York Trends of first-time 4 to 8 year-old male ice hockey players 1997-98 to 27-8 p.2 -Background and Methodology p.3 -National Acquisition and Retention
More informationNeural Nets Using Backpropagation. Chris Marriott Ryan Shirley CJ Baker Thomas Tannahill
Neural Nets Using Backpropagation Chris Marriott Ryan Shirley CJ Baker Thomas Tannahill Agenda Review of Neural Nets and Backpropagation Backpropagation: The Math Advantages and Disadvantages of Gradient
More informationChapter 14 Waves. Apr 30 7:11 AM
Chapter 14 Waves http://faraday.physics.utoronto.ca/iyearlab/intros/standingwaves/flash/long_wave.html Apr 30 7:11 AM 1 May 5 7:16 AM 2 May 5 7:17 AM 3 May 5 7:17 AM 4 May 5 7:19 AM 5 May 5 7:29 AM 6 May
More informationSAFE EGRESS FROM DEEP STATIONS Flawed Criteria in NFPA 130
SAFE EGRESS FROM DEEP STATIONS Flawed Criteria in NFPA 130 Herbert T. Landow Member, NYC TRF Abstract The design of railway stations includes the consideration of emergency evacuation requirements. These
More informationCourseware Sample F0
Electric Power / Controls Courseware Sample 85303-F0 A ELECTRIC POWER / CONTROLS COURSEWARE SAMPLE by the Staff of Lab-Volt Ltd. Copyright 2009 Lab-Volt Ltd. All rights reserved. No part of this publication
More informationUAID: Unconventional Arterial Intersection Design
UAID: Unconventional Arterial Intersection Design 1 Content Overview of Unconventional Arterial Intersection Design System Structure Continuous Flow Intersection Diverging Diamond Interchange Analysis
More informationSUMMARY MEMBERSHIP ANALYSIS FOR THE STATE OF. Trends of first-time 4 to 8 year-old male ice hockey players to
SUMMARY MEMBERSHIP ANALYSIS FOR THE STATE OF New Mexico Trends of first-time 4 to 8 year-old male ice hockey players 1997-98 to 27-8 p.2 -Background and Methodology p.3 -National Acquisition and Retention
More informationSUMMARY MEMBERSHIP ANALYSIS FOR THE STATE OF. Trends of first-time 4 to 8 year-old male ice hockey players to
SUMMARY MEMBERSHIP ANALYSIS FOR THE STATE OF Rhode Island Trends of first-time 4 to 8 year-old male ice hockey players 1997-98 to 27-8 p.2 -Background and Methodology p.3 -National Acquisition and Retention
More informationDigital electro-pneumatic regulators Series ER100
CATALOGUE > Release 8.2 Digital electro-pneumatic regulators Series ER100 TREATMENT > Digital electro-pneumatic regulators Series ER100 Port G1/4» Compact design» Digital display» Analog and digital input»
More informationMANUAL KPS Pressure Control Valve
TetraTec Instruments GmbH Gewerbestrasse 8 71144 Steinenbronn Deutschland E-Mail: info@tetratec.de Tel.: 07157/5387-0 Fax: 07157/5387-10 MANUAL Pressure Control Valve *** VERSION 1.0 *** Update: 17.11.2006
More information