The Future of Field-Programmable Gate Arrays

Size: px
Start display at page:

Download "The Future of Field-Programmable Gate Arrays"

Transcription

1 The Future of Field-Programmable Gate Arrays Peter Alfke Director, Applications Engineering Xilinx, Inc PA Snowmass 9/99 1

2 The future is exciting Le future est formidable Die Zukunft ist rosig Il futuro é fantastico El futuro es formidable Framtiden är fantastisk PA Snowmass 9/99 2

3 Why Programmable Logic? Ideal for customized designs Offers the advantages of high integration complexity, density, size cost, power consumption, reliability Avoids the problems of ASICs high NRE cost and long delay testing problems increasingly complex electrical issues PA Snowmass 9/99 3

4 Programmable Logic SPLDs (Simple Pogrammable Logic Devices =PALs) $ 227 M, shrinking rapidly = 12% of a $1.955B market, CPLDs (Complex Programmable Logic Devices) $ 688 M = 35% FPGAs (Field-Programmable Gate Arrays) Anti-fuse-based FPGAs $ 183 M = 9% SRAM-based FPGAs $ 859 M =44%, growing fast PA Snowmass 9/99 4

5 CPLDs AND-OR Structure, derived from PALs Advantages fast pin-to-pin delays, wide input decoding simple software, easy to understand Disadvantages low complexity, few flip-flops not scalable in size high static power consumption ( except CoolRunner ) PA Snowmass 9/99 5

6 Anti-Fuse Based FPGAs Gate-Array-like structure Advantages: non-volatile, single-chip, instant-on logic circuits tolerate radiation, but flip-flops are SEU-sensitive Disadvantages one-time programmable, slow programming limited complexity, slow process evolution second-tier suppliers, niche market PA Snowmass 9/99 6

7 SRAM-based FPGAs Gate-Array-like structure look-up-table logic, medium granularity configured by latches and pass-transistors Advantages highest complexity, many flip-flops re-configurable, rapid evolution (standard process) main-stream market, major suppliers Disadvantages Volatile, configuration is radiation-sensitive PA Snowmass 9/99 7

8 Design Alternatives Microprocessors ideal, if fast enough Gates, MSI, PALs inefficient, inflexible, outdated Dedicated Standard Chips and Chip Sets cheap, but inflexible ASICs only for rock-stable, very high-volume designs Programable Logic for flexibility, reconfigurability, fast time-to-market PA Snowmass 9/99 8

9 ASICs Getting Less Attractive Non-Recurring Engineering cost increases more masking steps, more expensive masks Minimum order quantities increase larger wafers, smaller die Silicon capability often exceeds user needs Suppliers abandon unprofitable market Low-tech ASICs have lost their technical advantage over FPGAs PA Snowmass 9/99 9

10 User Expectations Logic capacity at reasonable cost 50,000 to a million gates Clock speed 100 MHz and above Design effort and time synthesis, fast compile times, tested and proven cores Power consumption must stay within reasonable limits PA Snowmass 9/99 10

11 FPGA History (XC4000) w > 20x Bigger Capacity Speed Price w > 5x Faster w > 50x Cheaper 1 1/91 1/92 1/93 1/94 1/95 Year PA Snowmass 9/ /96 1/97 1/98 1/99

12 FPGA Density 50M 50M Gates Density (system gates) 10M 4M Virtex 0.15µ 2M 1M Virtex V million Transistors Virtex 0.18µ Virtex 0.13µ 500K XC40250XV PA Snowmass 9/ Million System Gates in 2004

13 FPGA Speed System Clock Rate* (MHz) MHz D-P Memory 143 MHz ZBT SRAM I/F 155 MHz SONET 125 MHz SDRAM I/F 66 MHz 64-bit PCI PA Snowmass 9/99 13 *1/(Tsetup+Tclock-to-out)

14 Three Pillars of Progress Technology smaller geometries, more and faster transistors better defect densities, larger chips Architecture system features: Memory, clocks, I/O hierarchical interconnect Design Methodology powerful and reliable cores, faster compile time modular, team-based design, internet-based tools PA Snowmass 9/99 14

15 Recent Developments Deep sub-micron arrived earlier than expected 0.5µ µ µ µ - (0.15µ) - Better speed, density, cost for free Requires voltage migration 5V - 3.3V - 2.5V - 1.8V - (1.5V) - PA Snowmass 9/99 15

16 Process Technology Evolution Feature Size (micron) V V 1.5V 1.3V V V0.8V 5V 3.3V PA Snowmass 9/99 16

17 Cutting-Edge Technology FPGA technology is in step with microprocessors, and benefits directly from their fast evolution 0.18 micron now, 0.15 in development Clear roadmap to 0.13, even 0.10 micron Copper technology in 2000 Copper with low-k dielectric in 2001 PA Snowmass 9/99 17

18 FPGA Packages Pins 1000 Flip Chip Technology 700 Chip Scale 0.8 mm FinePitch BGA 1.0 mm SBGA 500 HQFP BGA 1.0mm FinePitch BGAs PLCC PGA PQFP 1.27mm PA Snowmass 9/99 18

19 A System-Level Solution Not Just a High Density Device 2 System Memory 1 System Integration 3 System Timing 4 System Interfaces PA Snowmass 9/99 19

20 The FPGA Solution 4th Generation FPGA Logic+Memory+Routing Delay-Locked Loop for Fast Clock and I/O Multi-Standard Select I/O 3.3 ns Synchronous Dual-Port SRAM Temperature Sensing 500 Mbps SelectMAP Configuration PA Snowmass 9/99 20

21 Memory Three-level memory hierarchy: distributed 4-input look-up-table RAMs 16-bit single- and dual-port RAM 16-bit shift register in Virtex versatile dual-port BlockRAMs 4k x 1 to 256 x 16 format, selectable per port 200 MHz interface to large external RAMs PA Snowmass 9/99 21

22 High Performance Clock Networks Manage up to 4 System Clocks DLL1 DLL3 Deskew Clocks on Chip Generate Clocks - multiply - divide - shift DLL2 DLL4 Cascade DLLs 4 DLLs in each Virtex Device Deskew Clocks on Board Convert Clock Levels using SelectI/O Delay Locked Loops Synchronize on-chip and board level clocks PA Snowmass 9/99 22

23 Multi-Standard Select I/O GTL+ 2.5V SSTL MicroProcessor SRAM 1.8V 5V Tolerant SDRAM Mixed Signal FLASH 3.3V LVTTL 5V Busses/Backplanes (3/5V PCI, ISA, GTL ) DSP PA Snowmass 9/99 23

24 Virtex Supports 17 I/O Standards Chip to Chip LVTTL, LVCMOS SDRAM SSTL HSTL Chip to Memory SSTL2-I, SSTL2-II, SSTL3-I, SSTL3-II, HSTL-I, HSTL-III, HSTL-IV, CTT SRAM CTT GTL+ LVTTL LVCMOS Chip to Backplane PCI66, PCI33-5V, PCI33 3.3V, GTL, GTL+, AGP Select I/O TM Technology Any standard on any pin Multiple standards at once PA Snowmass 9/99 24

25 Interconnect Hierarchy Segmented interconnect structure reduces load capacitance and power consumption Four high-drive low-skew clock nets each can drive all flip-flops and registers each can be driven by its own DLL 24 additional low-skew global nets Horizontal bi-directional longlines Segmented lines between logic blocks PA Snowmass 9/99 25

26 Programmable System Hardware Programmable Example Custom Logic Inherently Programmable Clock Mgmt 100MHz System Performance Cache Memory Translators SDRAM SSTL3 1x CLK 2x CLK 2x CLK 1M Gates LVCMOS LVTTL Processor Software Programmable GTL+ Old FPGA Old FPGA Inherently Programmable Backplane Logic Glue Logic PA Snowmass 9/99 26

27 Design Methodology Million-Gate Designs Variety of Design Flows Multiple HDLs In Use Global Design Teams This Requires Communication, Coordination and Integration! PA Snowmass 9/99 27

28 Modular Design Designer1 Module Designer3 Module Designer2 Module Design Reuse Autonomy between team members High Level Floorplanning Modular Place and Route Modular Time Specs With industry s best timing constraint language Modular Incremental Compile Extensive R&D investment Reduces Compile Time & Increases Performance PA Snowmass 9/99 28

29 Internet-Based Design WebFITTER, an Internet-based tool to evaluate CPLD designs Internet Team Design for team-based design over the Internet/Intranet Internet Reconfigurable Logic modify, upgrade, test, and repair FPGA-based systems by downloading new configurations via the Internet PA Snowmass 9/99 29

30 System on an FPGA VHDL Design Environment Verilog Design Environment CoreGen New Modules Designer #1 Designer #2 DSP FIFO IP Modules AllianceCore 133Mhz SDRAM Design Reuse CPU Gbit Ethernet PA Snowmass 9/99 30 LogiCore 66Mhz PCI 160 MHz I/O Performance 133 MHz Memory Performance 1 Million System Gates

31 Reconfigurable Logic Spectrum of Reconfiguration Once in a while Turn-on Application Tasks Continuous Field Upgrades Adaptive Products Multi-Personality Products Reconfigurable Computing Evolving Logic Cost-effective field upgrades New business model New types of products Mind-boggling opportunities in the long term Once-and-awhile PA Snowmass 9/99 31

32 Reconfigurable Instrument Multipurpose instrument can be reconfigured in milliseconds Single box for multiple applications Painless change,upgrade,or fix longer lifetime, lower cost Encourages experimentation faster progress Extends system lifetime lower cost PA Snowmass 9/99 32

33 Challenges PC-board interconnects and reflections Power consumption Radiation effects PA Snowmass 9/99 33

34 Moore Meets Einstein Trace Length in cm per 1/4 clock period Clock Frequency in MHz Year Speed Doubles Every 5 Years...But the speed of light never changes PA Snowmass 9/99 34

35 Transmission Lines Some traces must be treated as transmission lines to minimize ringing transmission line if round trip > transition time lumped-capacitance if round trip < transition time Signal delay on a PCB: 140 to 180 ps per inch ( 50 to 70 ps/cm) Lumped-capacitance trace length: 3 inches max for a 1-ns transition time (7.5 cm) 6 inches max for a 2-ns transition time (15 cm) PA Snowmass 9/99 35

36 Evolution (?) Max Clock Rate (MHz) Min IC Geometries (µ) # of IC Metal Layers PC Board Trace Width (µ) # of PC-Board Layers Every 5 years: System speed doubles, IC geometry shrinks 50% Every 7-8 years: PC-board minimum trace width shrinks 50% PA Snowmass 9/99 36

37 Power Consumption Power and heat are serious concerns All CMOS power consumption is dynamic proportional to capacitance = device utilization proportional to clock frequency proportional to Vcc 2 Virtex conserves power 2.5 V ( 1.8 V) supply, small geometries reduce capacitance built-in temperature-sensing diode for thermal management Airflow and heatsink achieve <10 / W PA Snowmass 9/99 37

38 Radiation Effects Xilinx XQR-series devices use 7-micron epitaxial layer to eliminate latch-up at LET up to 120 MeVcm 2 /mg Single-Event Upset (SEU) rates have been measured and reported FPGAs are being designed into aircraft and Low Earth Orbit Satellites (LEOS) See PA Snowmass 9/99 38

39 Living with Single-Event Upsets Read back configuration in <100 ms readback does not interfere with normal operation Error detection serial bit-comparison against original configuration abort and reconfigure whenever an error is detected Error correction use triple redundancy to sustain operation internal triple redundancy and fast partial reconfiguration in Virtex devices PA Snowmass 9/99 39

40 Conclusion SRAM-based FPGAs are the fastest-growing IC product category Technology equals that used for the most advanced microprocessors and memories Offers fast time-to-market and low design risk Density, speed, and cost challenge ASICs Reconfigurability is a unique advantage PA Snowmass 9/99 40

41 This is the Dawning of the Age of Programmable Logic PA Snowmass 9/99 41

VLSI Design 12. Design Styles

VLSI Design 12. Design Styles 1 9 8 5 1 9 8 7 1 9 9 1 1 9 9 3 1 9 9 9 2 0 0 1 2 0 0 5 2 0 0 7 2 0 0 9 Pr odu ctiv it y (T r an s./ St a f -M o nt h ) VLSI Design Last module: Floorplanning Sequential circuit design Clock skew This

More information

VLSI Design 14. Memories

VLSI Design 14. Memories Last module: Synthesis and Verilog This module Memory arrays SRMs Serial Memories Dynamic memories Memory rrays Memory rrays Random ccess Memory Serial ccess Memory Content ddressable Memory (CM) Read/Write

More information

Layout Design II. Lecture Fall 2003

Layout Design II. Lecture Fall 2003 Layout Design II Lecture 6 18-322 Fall 2003 Roadmap Today: Layout Verification & design in the large Next week: Transistor sizing Wires Homework 1: Due Today Homework 2: Out Today, Due Sept 18 Lab 2: This

More information

82C288 BUS CONTROLLER FOR PROCESSORS (82C C C288-8)

82C288 BUS CONTROLLER FOR PROCESSORS (82C C C288-8) BUS CONTROLLER FOR 80286 PROCESSORS (82C288-12 82C288-10 82C288-8) Y Provides Commands and Controls for Local and System Bus Y Wide Flexibility in System Configurations Y High Speed CHMOS III Technology

More information

Flight Software Overview

Flight Software Overview Solar Probe Plus A NASA Mission to Touch the Sun Flight Software Overview Christopher Krupiarz Christopher.Krupiarz@jhuapl.edu Overarching Science Objective To determine the structure and dynamics of the

More information

Computing s Energy Problem:

Computing s Energy Problem: Computing s Energy Problem: (and what we can do about it) Mark Horowitz Stanford University horowitz@ee.stanford.edu 1 of 46 Everything Has A Computer Inside 2of 46 The Reason is Simple: Moore s Law Made

More information

A self-scrubber for FPGA-based systems

A self-scrubber for FPGA-based systems Micro-RDC Microelectronics Research Development Corporation A self-scrubber for FPGA-based systems G. Alonzo Vera alonzo.vera@micro-rdc.com Xiaoyin (Mark) Yao mark.yao@micro-rdc.com Keith Avery Air Force

More information

Reduction of Bitstream Transfer Time in FPGA

Reduction of Bitstream Transfer Time in FPGA IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 9, Issue 2, Ver. III (Mar - Apr. 2014), PP 82-86 Reduction of Bitstream Transfer Time in

More information

sorting solutions osx separator series

sorting solutions osx separator series osx separator series Comex offers a newly developed complex optical sorting system, in a user friendly platform, for the identification and separation of particles and materials, based on their many physical

More information

CPE/EE 427, CPE 527 VLSI Design I L21: Sequential Circuits. Review: The Regenerative Property

CPE/EE 427, CPE 527 VLSI Design I L21: Sequential Circuits. Review: The Regenerative Property CPE/EE 427, CPE 527 VLSI esign I L21: Sequential Circuits epartment of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( www.ece.uah.edu/~milenka ) www.ece.uah.edu/~milenka/cpe527-5f

More information

VLSI Design I; A. Milenkovic 1

VLSI Design I; A. Milenkovic 1 Review: The Regenerative Property V i V o V i V o CPE/EE 47, CPE 57 VLSI esign I : Sequential Circuits epartment of Electrical and Computer Engineering University of labama in Huntsville leksandar Milenkovic

More information

Scaling. Krish Chakrabarty 1. Scaling

Scaling. Krish Chakrabarty 1. Scaling Scaling Transistors Interconnect Future Challenges Krish Chakrabarty 1 Scaling The only constant in VLSI is constant change Feature size shrinks by 30% every 2-3 years Transistors become cheaper Transistors

More information

An Architecture for Combined Test Data Compression and Abort-on-Fail Test

An Architecture for Combined Test Data Compression and Abort-on-Fail Test An Architecture for Combined Test Data Compression and Abort-on-Fail Test Erik Larsson and Jon Persson Embedded Systems Laboratory Department of Computer and Information Science Linköpings Universitet,

More information

GOLOMB Compression Technique For FPGA Configuration

GOLOMB Compression Technique For FPGA Configuration GOLOMB Compression Technique For FPGA Configuration P.Hema Assistant Professor,EEE Jay Shriram Group Of Institutions ABSTRACT Bit stream compression is important in reconfigurable system design since it

More information

Synchronous Sequential Logic. Topics. Sequential Circuits. Chapter 5 Steve Oldridge Dr. Sidney Fels. Sequential Circuits

Synchronous Sequential Logic. Topics. Sequential Circuits. Chapter 5 Steve Oldridge Dr. Sidney Fels. Sequential Circuits Synchronous Sequential Logic Chapter 5 Steve Oldridge Dr. Sidney Fels Sequential Circuits Topics What happens when we add memory? Latches Flip-Flops Clocks State Tables Reduction of States 10/6/2010 c

More information

Training Fees 3,400 US$ per participant for Public Training includes Materials/Handouts, tea/coffee breaks, refreshments & Buffet Lunch.

Training Fees 3,400 US$ per participant for Public Training includes Materials/Handouts, tea/coffee breaks, refreshments & Buffet Lunch. Training Title DISTRIBUTED CONTROL SYSTEMS (DCS) 5 days Training Venue and Dates DISTRIBUTED CONTROL SYSTEMS (DCS) Trainings will be conducted in any of the 5 star hotels. 5 22-26 Oct. 2017 $3400 Dubai,

More information

Ingersoll Rand. X-Series System Automation

Ingersoll Rand. X-Series System Automation Ingersoll Rand -Series System Automation Energy Savings on Demand! Ingersoll Rand As much as 20% to 60% of the energy used to operate compressed air systems is wasted. This is primarily due to operating

More information

Electromagnetic Attacks on Ring Oscillator-Based True Random Number Generator

Electromagnetic Attacks on Ring Oscillator-Based True Random Number Generator Introduction Attacks on TRNG Our active attack EM analysis Electromagnetic Attacks on Ring Oscillator-Based True Random Number Generator Pierre Bayon, Lilian Bossuet, Alain Aubert, Viktor Fischer François

More information

AMS 6915 Board mount pressure sensor with digital output (I²C)

AMS 6915 Board mount pressure sensor with digital output (I²C) Board mount pressure sensor with digital output (I²C) FEATURES Calibrated and temperature compensated pressure sensor with digital output (I²C) Differential, relative (gage), bidirectional differential,

More information

Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs

Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs 60A CY7C460A/CY7C462A Features Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs Functional Description High-speed, low-power, first-in first-out (FIFO) memories 8K x 9 FIFO (CY7C460A) 16K x 9 FIFO (CY7C462A)

More information

MICROPROCESSOR ARCHITECTURE

MICROPROCESSOR ARCHITECTURE MICROPROCESSOR ARCHITECTURE UOP S.E.COMP (SEM-I) PIPELINED ARCHITECTURE Prof.P.C.Patil Department of Computer Engg Matoshri College of Engg.Nasik pcpatil18@gmail.com. Bus Cycles of 80386 2 Bus Cycles of

More information

The HumiSys. RH Generator. Operation. Applications. Designed, built, and supported by InstruQuest Inc.

The HumiSys. RH Generator. Operation. Applications. Designed, built, and supported by InstruQuest Inc. The HumiSys RH Generator Designed, built, and supported by InstruQuest Inc. Versatile Relative Humidity Generation and Multi-Sensor System The new HumiSys with single or dual RH probes capabilities is

More information

A Novel Decode-Aware Compression Technique for Improved Compression and Decompression

A Novel Decode-Aware Compression Technique for Improved Compression and Decompression A Novel Decode-Aware Compression Technique for Improved Compression and Decompression J. Suresh Babu, K. Tirumala Rao & P. Srinivas Department Of Electronics & Comm. Engineering, Nimra College of Engineering

More information

Industrial Compressor Controls Standard Custom

Industrial Compressor Controls Standard Custom Technical Seminars 2012 Industrial Compressor Controls Standard Custom CONTROLLING the power of ENERGY 1 TM 2 Woodward Compressor Controls Small Steam Turbine Driven Compressors (ITCC) 3 Simple Compressor

More information

BAROMETER PRESSURE STANDARD PRESSURE CONTROLLER

BAROMETER PRESSURE STANDARD PRESSURE CONTROLLER BAROMETER PRESSURE STANDARD PRESSURE CONTROLLER Features ±0.01% FS Measurement & Control Accuracy ±0.001% /ºC Thermal Stability Pressure Ranges from ±1 psid to 1200 psia Applications Barometric Measurement

More information

Agilent Wedge for Probing High-Pitch ICs A Hands-Free Solution for Probing Fine-Pitch ICs

Agilent Wedge for Probing High-Pitch ICs A Hands-Free Solution for Probing Fine-Pitch ICs Agilent Wedge for Probing High-Pitch ICs A Hands-Free Solution for Probing Fine-Pitch ICs Application Note Making reliable, nondestructive connections to 0.5 and 0.65 mm components Table of Contents 2

More information

ACCURATE PRESSURE MEASUREMENT FOR STEAM TURBINE PERFORMANCE TESTING

ACCURATE PRESSURE MEASUREMENT FOR STEAM TURBINE PERFORMANCE TESTING ACCURATE PRESSURE MEASUREMENT FOR STEAM TURBINE PERFORMANCE TESTING Blair Chalpin Charles A. Matthews Mechanical Design Engineer Product Support Manager Scanivalve Corp Scanivalve Corp Liberty Lake, WA

More information

securing networks with silicon

securing networks with silicon NITROX II A Family of In-line Security Processors Presented by: Muhammad Raghib Hussain Contributed by: Bob Sanzone, Dan Katz, David Asher, David Carlson, Gregg Bouchard, Michael Bertone, Muhammad Hussain,

More information

Precision level sensing with low-pressure module MS

Precision level sensing with low-pressure module MS The task on hand Level sensing as it is understood in modern process automation is much more than simply "tank half full" or "tank a quarter full". Using suitable sensors, levels, inlets and outlets can

More information

A4 Operation Manual. Fig.1-1 Controller Socket Diagram

A4 Operation Manual. Fig.1-1 Controller Socket Diagram A4 Operation Manual Safety Instruction Please read this manual carefully, also with related manual for the machinery before use the controller. For installing and operating the controller properly and

More information

An FPGA based Phased Array Processor for the Sub Millimeter Array

An FPGA based Phased Array Processor for the Sub Millimeter Array An FPGA based Phased Array Processor for the Sub Millimeter Array Vinayak Nagpal Chalmers University of Technology, Sweden advised by Jonathan Weintroub Smithsonian Astrophysical Observatory Vinayak Nagpal,

More information

Advanced Test Equipment Rentals ATEC (2832) OMS 600

Advanced Test Equipment Rentals ATEC (2832) OMS 600 Established 1981 Advanced Test Equipment Rentals www.atecorp.com 800-404-ATEC (2832) OMS 600 Continuous partial discharge monitoring system for power generators and electrical motors Condition monitoring

More information

Safety Manual. Process pressure transmitter IPT-1* 4 20 ma/hart. Process pressure transmitter IPT-1*

Safety Manual. Process pressure transmitter IPT-1* 4 20 ma/hart. Process pressure transmitter IPT-1* Safety Manual Process pressure transmitter IPT-1* 4 20 ma/hart Process pressure transmitter IPT-1* Contents Contents 1 Functional safety 1.1 General information... 3 1.2 Planning... 4 1.3 Instrument parameter

More information

A4s Operation Manual

A4s Operation Manual A4s Operation Manual Safety Instruction Please read this manual carefully, also with related manual for the machinery before use the controller. For installing and operating the controller properly and

More information

VLSI Design I; A. Milenkovic 1

VLSI Design I; A. Milenkovic 1 CPE/EE 427, CPE 527 VLSI esign I L2: ynamic Sequential Circuits epartment of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( www. ece.uah.edu/~milenka )

More information

BAPI Pressure Line of Products - FAQs

BAPI Pressure Line of Products - FAQs Table of Contents 1. Several manufacturers produce pressure transmitters, why should I purchase from BAPI?... p. 2 2. BAPI makes several styles of pressure transmitters. What are the features of each?...

More information

Final Report. Remote Fencing Scoreboard Gator FenceBox

Final Report. Remote Fencing Scoreboard Gator FenceBox EEL 4924 Electrical Engineering Design (Senior Design) Final Report 26 April 2012 Remote Fencing Scoreboard Team Members: Adrian Montero and Alexander Quintero Page 2 of 14 Project Abstract: The scope

More information

Self-reference Scrubber for TMR Systems Based on Xilinx Virtex FPGAs

Self-reference Scrubber for TMR Systems Based on Xilinx Virtex FPGAs Self-reference Scrubber for TMR Systems Based on Xilinx Virtex FPGAs Ignacio Herrera-Alzu and Marisa López-Vallejo* Department of Electronics Engineering E.T.S.I. Telecomunicación Universidad Politécnica

More information

Sensor for Air Bubble Detection at Liquid Filled Tubes. SONOCHECK Type ABD06.xx. Operating Manual

Sensor for Air Bubble Detection at Liquid Filled Tubes. SONOCHECK Type ABD06.xx. Operating Manual Sensor for Air Bubble Detection at Liquid Filled Tubes SONOCHECK Type ABD06.xx Operating Manual Manufacturer: Model: Type: SONOTEC Ultraschallsensorik Halle GmbH Air Bubble Detector ABD06.xx SONOTEC Ultraschallsensorik

More information

Profile-driven Selective Code Compression

Profile-driven Selective Code Compression Profile-driven Selective Code Compression Yuan Xie and Wayne Wolf Electrical Engineering Department Princeton University Princeton, NJ 08540, USA yuanxie,wolf@ee.princeton.edu Haris Lekatsas NEC USA 4

More information

SVEA II GSM Connector User Manual

SVEA II GSM Connector User Manual www.possio.com SVEA II GSM Connector User Manual 1. Introduction Before using SVEA II please read this manual carefully and keep it for future reference. SVEA II GSM Connector is a device for realization

More information

Setting a New Standard in Flash Chromatography Performance

Setting a New Standard in Flash Chromatography Performance Setting a New Standard in Flash Chromatography Performance What s New Faster Flow rates, up to 300 ml/min Higher pressures, up to 300 psi (20 bar) Bigger touchscreen, 12 or 15 inches Wider Dynamic Range

More information

Compression of FPGA Bitstreams Using Improved RLE Algorithm

Compression of FPGA Bitstreams Using Improved RLE Algorithm International Journal of Scientific & Engineering Research, Volume 4, Issue 6, June-2013 1162 Compression of FPGA Bitstreams Using Improved RLE Algorithm P.Hemnath V.Prabhu Abstract - FPGA are configured

More information

Spacecraft Simulation Tool. Debbie Clancy JHU/APL

Spacecraft Simulation Tool. Debbie Clancy JHU/APL FSW Workshop 2011 Using Flight Software in a Spacecraft Simulation Tool Debbie Clancy JHU/APL debbie.clancy@jhuapl.edu 443-778-7721 Agenda Overview of RBSP and FAST Technical Challenges Dropping FSW into

More information

Fail Operational Controls for an Independent Metering Valve

Fail Operational Controls for an Independent Metering Valve Group 14 - System Intergration and Safety Paper 14-3 465 Fail Operational Controls for an Independent Metering Valve Michael Rannow Eaton Corporation, 7945 Wallace Rd., Eden Prairie, MN, 55347, email:

More information

DIY - PC - Interface for Suunto Cobra/Vyper/Mosquito

DIY - PC - Interface for Suunto Cobra/Vyper/Mosquito DIY - PC - Interface for Suunto Cobra/Vyper/Mosquito Summary This document is the distinct consequence of the Spyder/Stinger interface DIY. After having many e-mails concerning the application for the

More information

AMS 6916 Board mount pressure sensor with ratiometric analog output

AMS 6916 Board mount pressure sensor with ratiometric analog output FEATURES Piezoresistive pressure sensor with amplified analog output Calibrated and temperature compensated Ratiometric voltage output, 0.5 4.5 V Digital signal conditioning, 12 bit output resolution Differential,

More information

ASDX Series Silicon Pressure Sensors

ASDX Series Silicon Pressure Sensors ASDX Series Silicon Pressure Sensors DESCRIPTION The ASDX Series is a Silicon Pressure Sensor offering a ratiometric analog interface for reading pressure over the specified full scale pressure span and

More information

Session Objectives. At the end of the session, the participants should: Understand advantages of BFD implementation on S9700

Session Objectives. At the end of the session, the participants should: Understand advantages of BFD implementation on S9700 BFD Features Session Objectives At the end of the session, the participants should: Understand advantages of BFD implementation on S9700 Understand when to use BFD on S9700 1 Contents BFD introduction

More information

AGW SYSTEMS. Blue Clock W38X

AGW SYSTEMS. Blue Clock W38X AGW SYSTEMS Blue Clock W38X Contents table BLUECLOCKS...3 THE EVOLUTION...4 WHAT S NEW!...5 HARDWARE...6 SOFTWARE...7 MULTI COMPANY...8 INSTANTLY...9 EVEN MORE!...10 WHAT S INSIDE HOW DOES IT WORK...11...12

More information

Cleaning Medical Electronics

Cleaning Medical Electronics Cleaning Medical Electronics MIKE BIXENMAN KYZEN CORPORATION MARK NORTHRUP DYNAMIC RESEARCH TESTING LAB DALE LEE PLEXUS CORPORATION 9/18/2012 2012, Kyzen Corp. 1 Discussion Points 1. Introduction 2. Design

More information

Modeling of Hydraulic Hose Paths

Modeling of Hydraulic Hose Paths Mechanical Engineering Conference Presentations, Papers, and Proceedings Mechanical Engineering 9-2002 Modeling of Hydraulic Hose Paths Kurt A. Chipperfield Iowa State University Judy M. Vance Iowa State

More information

HumiSys HF High Flow RH Generator

HumiSys HF High Flow RH Generator HumiSys HF High Flow RH Generator Designed, built, and supported by InstruQuest Inc. Versatile Relative Humidity Generation and Multi-Sensor System The HumiSys HF is a high flow version of the previously

More information

Software Design of the Stiquito Micro Robot

Software Design of the Stiquito Micro Robot Software Design of the Stiquito Micro Robot Andrew McClain and James M. Conrad University of North Carolina at Charlotte jmconrad@uncc.edu Abstract The Stiquito robot is a small, six legged robot that

More information

Front-end Realization of ASIC for Traffic Light Control with Real Time Clock Synchronization

Front-end Realization of ASIC for Traffic Light Control with Real Time Clock Synchronization Front-end Realization of ASIC for Traffic Light Control with Real Time Clock Synchronization Mukul Bhargava M.Tech Scholar Deptt. of Elex. & Instr., Shri G.S. Institute of technology, Indore-452003 (M.P.)

More information

256/512 /1K /2K/4K x 9 Asynchronous FIFO

256/512 /1K /2K/4K x 9 Asynchronous FIFO /25/29/ fax id: 5404 Features Asynchronous first-in first-out (FIFO) buffer memories 256 x 9 (CY7C419) 512 x 9 (CY7C421) 1K x 9 (CY7C425) 2K x 9 (CY7C429) 4K x 9 (CY7C433) Dual-ported AM cell High-speed

More information

INNOVATIVE MOORING SYSTEMS

INNOVATIVE MOORING SYSTEMS INNOVATIVE MOORING SYSTEMS VESSEL AUTOMOORING MODULES QUAY AUTOMOORING INSTALLATIONS DOCKLOCK brings mooring to a next level PAGE 2 FOR OVER A CENTURY THE WORLD S LEADING EXPERT IN MOORING, BERTHING AND

More information

A 64 Bit Pipeline Based Decimal Adder Using a New High Speed BCD Adder

A 64 Bit Pipeline Based Decimal Adder Using a New High Speed BCD Adder A 64 Bit Pipeline Based Decimal Adder Using a New High Speed BCD Adder Rahul Jain 1, Khushboo Singh 2, Ghanshyam Jangid 3 1 Assistant Professor GIT College Jaipur, Rajasthan, India 2 M.Tech Student, Suresh

More information

Mass Flow Meter (MFM) for Gases

Mass Flow Meter (MFM) for Gases 873 Mass Flow Meter (MFM) for Gases Direct flow measurement by MEMS- Technology for nominal flow rates from 1 ml N /min to 8 l N /min (N 2 ) High accuracy Short response time Compact design and digital

More information

Adiabatic Switching. A Survey of Reversible Computation Circuits. Benjamin Bobich, 2004

Adiabatic Switching. A Survey of Reversible Computation Circuits. Benjamin Bobich, 2004 Adiabatic Switching A Survey of Reversible Computation Circuits Benjamin Bobich, 2004 Agenda for Today 1. The Basics of Adiabatic Logic and the Fundamentals of Adiabatic Charging 2. Early Adiabatic Circuit

More information

628 Differential Pressure Decay Leak Tester

628 Differential Pressure Decay Leak Tester 628 Differential Pressure Decay Leak Tester The 628 puts Uson s industry leading differential pressure decay sensitivity in your hands and in your budget with no compromise in quality, reliability, and

More information

Mass Flow Controller (MFC) for Gases

Mass Flow Controller (MFC) for Gases Mass Flow Controller (MFC) for Gases Type 8713 can be combined with... Direct flow measurement by MEMS- Technology for nominal flow rates from 1 ml N /min to 8 l N /min (N 2 ) High accuracy and repeatability

More information

PRC CO ² -LASER PRESENTATION

PRC CO ² -LASER PRESENTATION Page 1 of 7 PRC CO ² -LASER PRESENTATION GENERAL CHARACTERISTICS - Embedded PC104 Electronics with exchangeable software allowing very easy integration of customer specified functions: such as eg. specific

More information

ECE520 VLSI Design. Lecture 9: Design Rules. Payman Zarkesh-Ha

ECE520 VLSI Design. Lecture 9: Design Rules. Payman Zarkesh-Ha ECE520 VLSI Design Lecture 9: Design Rules Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Interconnect

More information

Philips SAA7118E Multi Standard Video Decoder Process Review

Philips SAA7118E Multi Standard Video Decoder Process Review March 31, 2006 Philips SAA7118E Multi Standard Video Decoder Process Review For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor

More information

High Density FPGA Package BIST Technique

High Density FPGA Package BIST Technique High Density FPGA Package BIST Technique Douglas Goodman, James Hofmeister, Justin Judkins, PhD Ridgetop Group Inc. 3580 West Ina Road Tucson, AZ 85741 (520) 742-3300 Doug@ridgetop-group.com Abstract Over

More information

Certification Exhibit FCC ID: R7PIWRS4. FCC Rule Part: ACS Report Number: W03.11.A

Certification Exhibit FCC ID: R7PIWRS4. FCC Rule Part: ACS Report Number: W03.11.A Certification Exhibit FCC ID: R7PIWRS4 FCC Rule Part: 15.247 ACS Report Number: 09-0412.W03.11.A Manufacturer: Cellnet Technology Inc. Model: Gridstream DCIWR Manual 5015 B.U. Bowman Drive Buford, GA 30518

More information

TAKING IT TO THE EXTREME The WAGO-I/O-SYSTEM for extreme Applications

TAKING IT TO THE EXTREME The WAGO-I/O-SYSTEM for extreme Applications TAKING IT TO THE EXTREME The WAGO-I/O-SYSTEM for extreme Applications extreme Temperature...from -40 C to +70 C (-40 F to +158 F) extreme Vibration...up to 5G Acceleration extreme Isolation...up to 5kV

More information

Modelling Today for the Future. Advanced Modelling Control Techniques

Modelling Today for the Future. Advanced Modelling Control Techniques CwMAG 1 st Autumn Conference 2012 Modelling Today for the Future Advanced Modelling Control Techniques What are advanced modelling controls? Why do we have them? How can we use them? What are the differences

More information

Design of AMBA APB Protocol

Design of AMBA APB Protocol Design of AMBA APB Protocol G. Venkat Rao 1, Pasam Abhigna 2, J. Naveen 3, S. Vineeth Reddy 4 1 Assistant Professor Department of ECE Geethanjali College of engineering and technology 2, 3, 4 Bachelor

More information

Safety Manual VEGAVIB series 60

Safety Manual VEGAVIB series 60 Safety Manual VEGAVIB series 60 Contactless electronic switch Document ID: 32002 Contents Contents 1 Functional safety... 3 1.1 General information... 3 1.2 Planning... 4 1.3 Adjustment instructions...

More information

Mass Flow Controller (MFC) for Gases

Mass Flow Controller (MFC) for Gases Mass Flow Controller (MFC) for Gases Bypass MFC with capillary technology for nominal flow rates from 5 ml N /min to 15 l N /min Applicable for aggressive gases Compact design and digital communication

More information

SPD Pressure Sensor Families

SPD Pressure Sensor Families DATASHEET SPD Pressure Sensor Families 1/7 Introduction to the principals of Smart Pressure Devices 1 Basic principles Pressure sensors are based on the principle of bending a membrane caused by the pressure

More information

LSG Single Point Failure Analysis

LSG Single Point Failure Analysis NO. I RIEV. NC j ATM-929 1._&11..1 DATE 5/18/71 The purpose of this ATM is to comment on the results of the single point failure analysis conducted on the lunar surface gravimeter experiment. It is to

More information

Series Environmental Chambers

Series Environmental Chambers 3119-600 Series Environmental Chambers Challenges in Non-Ambient Testing Testing at non-ambient temperatures adds another layer of challenges to your testing laboratory. Ensuring you get accurate and stable

More information

A Study on Algorithm for Compression and Decompression of Embedded Codes using Xilinx

A Study on Algorithm for Compression and Decompression of Embedded Codes using Xilinx A Study on Algorithm for Compression and Decompression of Embedded Codes using Xilinx M.Mohana Soundarya 1, Dr.S.Jayachitra 2 1 PG Scholar, Department of ECE, Vivekanandha College of Engineering for Women,

More information

Implementation of Height Measurement System Based on Pressure Sensor BMP085

Implementation of Height Measurement System Based on Pressure Sensor BMP085 017 nd International Conference on Test, Measurement and Computational Method (TMCM 017) ISBN: 978-1-60595-465-3 Implementation of Height Measurement System Based on Pressure Sensor BMP085 Gao-ping LIU

More information

Fast Software-managed Code Decompression

Fast Software-managed Code Decompression Fast Software-managed Code Decompression Charles Lefurgy and Trevor Mudge Advanced Computer Architecture Laboratory Electrical Engineering and Computer Science Dept. The University of Michigan, Ann Arbor

More information

IDeA Competition Report. Electronic Swimming Coach (ESC) for. Athletes who are Visually Impaired

IDeA Competition Report. Electronic Swimming Coach (ESC) for. Athletes who are Visually Impaired IDeA Competition Report Electronic Swimming Coach (ESC) for Athletes who are Visually Impaired Project Carried Out Under: The Department of Systems and Computer Engineering Carleton University Supervisor

More information

EasySas. The most advanced airlock electronics on the market. Recyclable product. Eco-design. Energy savings

EasySas. The most advanced airlock electronics on the market. Recyclable product. Eco-design. Energy savings EasySas The most advanced airlock electronics on the market Eco-design Energy savings Recyclable product ELECTRONIC AIRLOCK MANAGEMENT SkySas range UniSas range CompacSas range An electronic management

More information

ASCENDERS ASCENDERS RUN UP THE WALL WITH 600 POUNDS ON THE LINE APA-5 POWERED ROPE ASCENDER APA-5 POWERED ROPE ASCENDER

ASCENDERS ASCENDERS RUN UP THE WALL WITH 600 POUNDS ON THE LINE APA-5 POWERED ROPE ASCENDER APA-5 POWERED ROPE ASCENDER APA-5 POWERED ROPE ASCENDER APA-5 POWERED ROPE ASCENDER APA-5 POWERED ROPE ASCENDER PN: AK-APA5 ELIMINATE THE CHALLENGE OF VERTICAL OBSTACLES Lightweight and powerful, the Atlas Devices APA-5 is a multi-mission

More information

Surfing Interconnect

Surfing Interconnect Surfing Interconnect Mark R. Greenstreet and Jihong Ren University of British Columbia, Rambus Surfing Interconnect p.1/17 Motivation Wires are the problem: Wires scale poorly with feature size: Gate delays

More information

HPSD 3000 Pressure Transducer

HPSD 3000 Pressure Transducer General description Applications transducer HPSD 3000 is an OEM pressure sensing device. Signal conditioning consis of complete temperature compensation ASIC. High preformance and accuracy enables use

More information

2600T Series Pressure Transmitters Plugged Impulse Line Detection Diagnostic. Pressure Measurement Engineered solutions for all applications

2600T Series Pressure Transmitters Plugged Impulse Line Detection Diagnostic. Pressure Measurement Engineered solutions for all applications Application Description AG/266PILD-EN Rev. C 2600T Series Pressure Transmitters Plugged Impulse Line Detection Diagnostic Pressure Measurement Engineered solutions for all applications Increase plant productivity

More information

SonoMeter 30 Energy Meters

SonoMeter 30 Energy Meters Data Sheet SonoMeter 30 Energy Meters Description The Danfoss SonoMeter 30 is a range of ultrasonic, compact energy meters intended for measuring energy consumption in heating and cooling applications

More information

Application Note AN-107

Application Note AN-107 SPEC Sensor TM Characterization & Calibration Considerations Scope This document is provided to describe the considerations needed to characterize, calibrate, verify and validate the measurement performance

More information

Lab 4 VGA Display Snake Game

Lab 4 VGA Display Snake Game Lab 4 VGA Display Snake Game Design and implement a digital circuit capable of displaying predefined patterns on the screen of a VGA monitor, and provide the basic components for the Snake game. Your circuit

More information

Level MEASUREMENT 1/2016

Level MEASUREMENT 1/2016 Level MEASUREMENT 1/2016 AGENDA 2 A. Introduction B. Float method C. Displacer method D. Hydrostatic pressure method E. Capacitance method G. Ultrasonic method H. Radar method I. Laser method J. Level

More information

Customer Responsibilities

Customer Responsibilities Thank you for purchasing an Agilent instrument. To get you started and to assure a successful and timely installation, please refer to this specification or set of requirements. Correct site preparation

More information

Bernhard Thomas September EnCal 3000 prochain Energy in Gas with ROI

Bernhard Thomas September EnCal 3000 prochain Energy in Gas with ROI Bernhard Thomas September 2018 EnCal 3000 prochain Energy in Gas with ROI Agenda 1 Introduction The new EnCal 3000 prochain Technical details Outlook Introduction 2 What we measure and why 3 What we measure

More information

IBIS Modeling for IO-SSO Analysis. Thunder Lay and Jack W.C. Lin IBIS Asia Summit Taipei, Taiwan Nov. 19, 2013

IBIS Modeling for IO-SSO Analysis. Thunder Lay and Jack W.C. Lin IBIS Asia Summit Taipei, Taiwan Nov. 19, 2013 IBIS Modeling for IO-SSO Analysis Thunder Lay and Jack W.C. Lin IBIS Asia Summit Taipei, Taiwan Nov. 19, 2013 Agenda What is IO-SSO? Missing Components in Traditional IO-SSO Analysis Accurate On-die and

More information

256/512/1K/2K/4K x 9 Asynchronous FIFO

256/512/1K/2K/4K x 9 Asynchronous FIFO 256/512/1K/2K/4K x 9 Asynchronous FIFO CY7C419/21/25/29/33 256/512/1K/2K/4K x 9 Asynchronous FIFO Features Asynchronous First-In First-Out (FIFO) Buffer Memories 256 x 9 (CY7C419) 512 x 9 (CY7C421) 1K

More information

The M-Series Eletta Flow Meter High accuracy DP Flow Meter with multiple functions

The M-Series Eletta Flow Meter High accuracy DP Flow Meter with multiple functions The M-Series Eletta Flow Meter High accuracy DP Flow Meter with multiple functions Flow Meter with multiple functions for gases and liquids M3 The M-series Flow Meter, with its versatile and user-friendly

More information

JEDEC STANDARD. Temperature Cycling. JESD22-A104C (Revision of JESD22-A104-B) JEDEC SOLID STATE TECHNOLOGY ASSOCIATION MAY 2005

JEDEC STANDARD. Temperature Cycling. JESD22-A104C (Revision of JESD22-A104-B) JEDEC SOLID STATE TECHNOLOGY ASSOCIATION MAY 2005 JEDEC STANDARD Temperature Cycling JESD22-A104C (Revision of JESD22-A104-B) MAY 2005 JEDEC SOLID STATE TECHNOLOGY ASSOCIATION NOTICE JEDEC standards and publications contain material that has been prepared,

More information

New IBIS Techniques for Modeling Complex IO Cadence Webinar March 23, 2005 Donald Telian

New IBIS Techniques for Modeling Complex IO Cadence Webinar March 23, 2005 Donald Telian New IBIS Techniques for Modeling Complex IO Cadence Webinar March 23, 2005 Donald Telian 1 CADENCE DESIGN SYSTEMS, INC. About the Presenter Donald Telian 20+ years in high-speed PCB and SI Engineer at

More information

EVOLVING HEXAPOD GAITS USING A CYCLIC GENETIC ALGORITHM

EVOLVING HEXAPOD GAITS USING A CYCLIC GENETIC ALGORITHM Evolving Hexapod Gaits Using a Cyclic Genetic Algorithm Page 1 of 7 EVOLVING HEXAPOD GAITS USING A CYCLIC GENETIC ALGORITHM GARY B. PARKER, DAVID W. BRAUN, AND INGO CYLIAX Department of Computer Science

More information

Берг АБ Тел. (495) , факс (495) Turning Ideas Into Engineered Solutions KAYDON RING & SEAL, INC.

Берг АБ Тел. (495) , факс (495) Turning Ideas Into Engineered Solutions KAYDON RING & SEAL, INC. Turning Ideas Into Engineered Solutions RING & SEAL, INC. K-CBS Series Circumferential Barrier Seals Kaydon s high performance circumferential barrier seals back up DGS systems with performance & economy.

More information

Process Control Loops

Process Control Loops In this section, you will learn about how control components and control algorithms are integrated to create a process control system. Because in some processes many variables must be controlled, and each

More information

Technical Data Sheet MF010-O-LC

Technical Data Sheet MF010-O-LC Technical Data Sheet MF010-O-LC - 1 - 1. Properties The oxygen measuring system MF010-O-LC determines the oxygen content in gas mixtures up to a temperature of 250 C. It is particularly suitable for the

More information

Lecture 1 Temporal constraints: source and characterization

Lecture 1 Temporal constraints: source and characterization Real-Time Systems Lecture 1 Temporal constraints: source and characterization Basic concepts about real-time Requirements of Real-Time Systems Adapted from the slides developed by Prof. Luís Almeida for

More information