VLSI Design I; A. Milenkovic 1
|
|
- Kelley Boone
- 5 years ago
- Views:
Transcription
1 CPE/EE 427, CPE 527 VLSI esign I L2: ynamic Sequential Circuits epartment of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( www. ece.uah.edu/~milenka ) www. ece.uah.edu/~milenka/cpe527-3f [Adapted from Rabaey s igital tegrated Circuits, 22, J. Rabaey et al. and Mary Jane Irwin ( www. cse. psu.edu/~mji ) ] Review: Sequential efinitions Static versus dynamic storage static uses a bistable element with feedback (regeneration) and thus preserves its state as long as the power is on static is preferred when updates are infrequent (clock gating) dynamic stores state on parasitic capacitors so only holds the state for a period of time (milliseconds) and requires periodic refresh dynamic is usually simpler (fewer transistors), higher speed, lower power Latch versus flipflop latches arelevel sensitive with two modes: transparent - inputs are passed to and hold - output stable fliplflops are edge sensitive that only sample the inputs on a clock transition /7/23 VLSI esign I; A. Milenkovic 2 Review: Timing Metrics Out clock clock t su t hold time data stable t c-q time Out output stable output stable time /7/23 VLSI esign I; A. Milenkovic 3 VLSI esign I; A. Milenkovic
2 State Registers Review: System Timing Constraints puts Current State Combinational Logic Outputs Next State clock T (clock period) t cdreg + t cdlogic t hold T t c-q + t plogic + t su /7/23 VLSI esign I; A. Milenkovic 4 ynamic ET Flipflop! master slave T I M T 2 I 2 C C 2! t su = t hold = t c-q =! /7/23 VLSI esign I; A. Milenkovic 5 ynamic ET Flipflop master slave! T I M T 2 I 2 master transparent slave hold C C 2! t su = t pd_tx t hold = zero t c-q = 2 t pd_inv + t pd_tx! master hold slave transparent /7/23 VLSI esign I; A. Milenkovic 6 VLSI esign I; A. Milenkovic 2
3 ynamic ET FF Race Conditions! T I M T 2 I 2 C C 2!! - overlap race condition t overlap- < t T +t I + t T2 - overlap race condition t overlap- < t hold /7/23 VLSI esign I; A. Milenkovic 7 ynamic Two-Phase ET FF 2 T I M T 2 I 2! C C 2!2 master transparent slave hold 2 t non_overlap master hold slave transparent /7/23 VLSI esign I; A. Milenkovic 8 Pseudostatic ynamic Latch Robustness considerations limit the use of dynamic FF s coupling between signal nets and internal storage nodes can inject significant noise and destroy the FF state leakage currents cause state to leak away with time internal dynamic nodes don t track fluctuations in V that reduces noise margins A simple fix is to make the circuit pseudostatic! Add above logic added to all dynamic latches /7/23 VLSI esign I; A. Milenkovic 9 VLSI esign I; A. Milenkovic 3
4 C 2 MOS (Clocked CMOS) ET Flipflop A clock-skew insensitive FF Master Slave M 2 M 6! M 4 M C! M 8 M 7 C 2! /7/23 VLSI esign I; A. Milenkovic C 2 MOS (Clocked CMOS) ET Flipflop A clock-skew insensitive FF Master Slave M 2 M 6 M 4 on! on M C! M 8 on M 7 on C 2 master transparent slave hold! master hold slave transparent /7/23 VLSI esign I; A. Milenkovic C 2 MOS FF - Overlap Case Clock-skew insensitive as long as the rise and fall times of the clock edges are sufficiently small M 2 M 6 M 4 M C M 8 C 2!! /7/23 VLSI esign I; A. Milenkovic 2 VLSI esign I; A. Milenkovic 4
5 Volts C 2 MOS FF - Overlap Case M 2 M 6 M C M 7 C 2!! - overlap constraint t overlap- < t hold /7/23 VLSI esign I; A. Milenkovic 3 C 2 MOS Transient Response M (3) (3) For a. ns clock.5 (.) (.).5 (3) Time (nsec) For a 3 ns clock (race condition exists) /7/23 VLSI esign I; A. Milenkovic 4 Pipelining using C 2 MOS M 2 M 6 M 2! M 4! M 8 M 4 F G Out C M 7 C 2! C 3 NORA Logic What are the constraints on F and G? /7/23 VLSI esign I; A. Milenkovic 5 VLSI esign I; A. Milenkovic 5
6 Example V V V Number of a static inversions should be even /7/23 VLSI esign I; A. Milenkovic 6 NORA CMOS Modules V V V 2 3 PN PUN Out (a) -module Combinational logic Latch V V V V PN 4 Out (b) -module /7/23 VLSI esign I; A. Milenkovic 7 True Single Phase Clocked (TSPC) Latches Negative Latch Positive Latch hold when = transparent when = transparent when = hold when = /7/23 VLSI esign I; A. Milenkovic 8 VLSI esign I; A. Milenkovic 6
7 Embedding Logic in TSPC Latch PUN A B PN A B /7/23 VLSI esign I; A. Milenkovic 9 TSPC ET FF Master Slave M /7/23 VLSI esign I; A. Milenkovic 2 TSPC ET FF Master Slave on on on on M master transparent slave hold master hold slave transparent /7/23 VLSI esign I; A. Milenkovic 2 VLSI esign I; A. Milenkovic 7
8 Volts Simplified TSPC ET FF M 6 M 9 M 2 X M M 8 M 4 M 7 /7/23 VLSI esign I; A. Milenkovic 22 Simplified TSPC ET FF Mon 6 M 9 M fi fi Mon 2 Xfi! on M 8 M 4 M on 7 fi master transparent slave hold master hold slave transparent /7/23 VLSI esign I; A. Milenkovic 23 Sizing Issues in Simplified TSPC ET FF 3! mod Transistor sizing 2! orig Original width M 4, =.5µm M 7, M 8 = 2µm orig mod Time (nsec) Modified width M 4, = µm M 7, M 8 = µm /7/23 VLSI esign I; A. Milenkovic 24 VLSI esign I; A. Milenkovic 8
9 Split-Output TSPC Latches Positive Latch Negative Latch A A transparent when = hold when = hold when = transparent when = When =, A = V - V Tn When =, A = V Tp /7/23 VLSI esign I; A. Milenkovic 25 Split-Output TSPC ET FF M /7/23 VLSI esign I; A. Milenkovic 26 Pulsed FF (AM-K6) Pulse registers - a short pulse (glitch clock) is generated locally from the rising (or falling) edge of the system clock and is used as the clock input to the flipflop race conditions are avoided by keeping the transparent mode time very short (during the pulse only) advantage is reduced clock load; disadvantage is substantial increase in verification complexity /Vdd ON/OFF P ON / M ON/ 2 P 2 OFF ON ON OFF /7/23 VLSI esign I; A. Milenkovic 27 X OFF ON OFF Vdd!d P 3 M 4 M OFF 6 ON / VLSI esign I; A. Milenkovic 9
10 Sense Amp FF (StrongArm SA) Sense amplifier (circuits that accept small swing input signals and amplify them to full rail-to-rail signals) flipflops advantages are reduced clock load and that it can be used as a receiver for reduced swing differential buses M 2 M 9 M 7 M 4! M 6 M 8 /7/23 VLSI esign I; A. Milenkovic 28 Flipflop Comparison Chart Name Type # ld #tr t set -up t hold t pff Mux Static 8 (-!) 2 3t pinv +t ptx t pinv +t ptx PowerPC Static 8 (-!) 6 2-phase Ps-Static 8 (- 2) 6 T-gate ynamic 4 (-!) 8 t ptx t o- 2t pinv +t ptx C 2 MOS ynamic 4 (-!) 8 TSPC ynamic 4 () t pinv t pinv 3t pinv S-O TSPC ynamic 2 () AM K6 ynamic 5 () 9 SA SenseAmp 3 () 2 /7/23 VLSI esign I; A. Milenkovic 29 Choosing a Clocking Strategy Choosing the right clocking scheme affects the functionality, speed, and power of a circuit Two-phase designs + robust and conceptually simple - need to generate and route two clock signals - have to design to accommodate possible skew between the two clock signals Single phase designs + only need to generate and route one clock signal + supported by most automated design methodologies + don t have to worry about skew between the two clocks - have to have guaranteed slopes on the clock edges /7/23 VLSI esign I; A. Milenkovic 3 VLSI esign I; A. Milenkovic
VLSI Design I; A. Milenkovic 1
State Registers Review: Sequential efinitis CPE/EE 427, CPE 527 VLSI esign I L2: ynamic Sequential Circuits epartment of Electrical and Computer Engineering University of labama in Huntsville leksandar
More informationCPE/EE 427, CPE 527 VLSI Design I L21: Sequential Circuits. Review: The Regenerative Property
CPE/EE 427, CPE 527 VLSI esign I L21: Sequential Circuits epartment of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( www.ece.uah.edu/~milenka ) www.ece.uah.edu/~milenka/cpe527-5f
More informationVLSI Design I; A. Milenkovic 1
Review: The Regenerative Property V i V o V i V o CPE/EE 47, CPE 57 VLSI esign I : Sequential Circuits epartment of Electrical and Computer Engineering University of labama in Huntsville leksandar Milenkovic
More informationVLSI Design I; A. Milenkovic 1
PE/EE 427, PE 527 VLI esign I L8: Pass Transistor Logic epartment of Electrical and omputer Engineering University of labama in Huntsville leksandar Milenkovic ( www. ece.uah.edu/~milenka ) www. ece.uah.edu/~milenka/cpe527-3f
More informationCPE/EE 427, CPE 527 VLSI Design I L06: Complementary CMOS Logic Gates
PE/EE 427, PE 527 VLSI esign I L6: omplementary MOS Logic Gates epartment of Electrical and omputer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka ) www.ece.uah.edu/~milenka/cpe527-5f
More informationSurfing Interconnect
Surfing Interconnect Mark R. Greenstreet and Jihong Ren University of British Columbia, Rambus Surfing Interconnect p.1/17 Motivation Wires are the problem: Wires scale poorly with feature size: Gate delays
More informationVLSI Design 14. Memories
Last module: Synthesis and Verilog This module Memory arrays SRMs Serial Memories Dynamic memories Memory rrays Memory rrays Random ccess Memory Serial ccess Memory Content ddressable Memory (CM) Read/Write
More informationVLSI Design I; A. Milenkovic 1
Switch Model of NMOS Transistor V GS Gate CPE/EE 47, CPE 57 VLSI Design I L0: IC Manufacturing Source (of carriers) Drain (of carriers) Department of Electrical and Computer Engineering University of Alabama
More informationVLSI Design 12. Design Styles
1 9 8 5 1 9 8 7 1 9 9 1 1 9 9 3 1 9 9 9 2 0 0 1 2 0 0 5 2 0 0 7 2 0 0 9 Pr odu ctiv it y (T r an s./ St a f -M o nt h ) VLSI Design Last module: Floorplanning Sequential circuit design Clock skew This
More informationCBC2 performance with switched capacitor DC-DC converter. systems meeting, 12/2/14
CBC2 performance with switched capacitor DC-DC converter systems meeting, 12/2/14 1 reminder of results from CBC1 +2.5V GND 1n can power CBC from single +2.5V supply 1uF DC-DC diff. clock (CMOS) 1 MHz
More informationSynchronous Sequential Logic. Topics. Sequential Circuits. Chapter 5 Steve Oldridge Dr. Sidney Fels. Sequential Circuits
Synchronous Sequential Logic Chapter 5 Steve Oldridge Dr. Sidney Fels Sequential Circuits Topics What happens when we add memory? Latches Flip-Flops Clocks State Tables Reduction of States 10/6/2010 c
More informationPhysical Design of CMOS Integrated Circuits
Physical Design of CMOS Integrated Circuits Dae Hyun Kim EECS Washington State University References John P. Uyemura, Introduction to VLSI Circuits and Systems, 2002. Chapter 5 Goal Understand how to physically
More informationLayout Design II. Lecture Fall 2003
Layout Design II Lecture 6 18-322 Fall 2003 Roadmap Today: Layout Verification & design in the large Next week: Transistor sizing Wires Homework 1: Due Today Homework 2: Out Today, Due Sept 18 Lab 2: This
More informationAdiabatic Switching. A Survey of Reversible Computation Circuits. Benjamin Bobich, 2004
Adiabatic Switching A Survey of Reversible Computation Circuits Benjamin Bobich, 2004 Agenda for Today 1. The Basics of Adiabatic Logic and the Fundamentals of Adiabatic Charging 2. Early Adiabatic Circuit
More informationMICROPROCESSOR ARCHITECTURE
MICROPROCESSOR ARCHITECTURE UOP S.E.COMP (SEM-I) PIPELINED ARCHITECTURE Prof.P.C.Patil Department of Computer Engg Matoshri College of Engg.Nasik pcpatil18@gmail.com. Bus Cycles of 80386 2 Bus Cycles of
More informationDesigning of Low Power and Efficient 4-Bit Ripple Carry Adder Using GDI Multiplexer
Designing of Low Power and Efficient 4-Bit Ripple Carry Adder Using GDI Multiplexer 1 Vinay.K.Kolur, 2 Pavankumar Kulkarni Department of EEE, BLDEA s CET Vijayapur Abstract The low power and less delay
More informationCPE/EE 427, CPE 527 VLSI Design I IC Manufacturing. The MOS Transistor
CPE/EE 427, CPE 527 VLSI Design I IC Manufacturing Department of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic The MOS Transistor Polysilicon Aluminum 9/11/2006
More informationMACH ONE MASS FLOW CONTROLLER. MACH ONE SERIES flow control. MASS FLOW CONTROLLERS at the speed of sound.
MACH ONE MASS FLOW CONTROLLER MACH ONE SERIES flow control MASS FLOW CONTROLLERS at the speed of sound. MACH ONE SERIES MASS FLOW CONTROLLER FLOW CONTROL AT THE SPEED OF SOUND The Mach One revolutionary
More information82C288 BUS CONTROLLER FOR PROCESSORS (82C C C288-8)
BUS CONTROLLER FOR 80286 PROCESSORS (82C288-12 82C288-10 82C288-8) Y Provides Commands and Controls for Local and System Bus Y Wide Flexibility in System Configurations Y High Speed CHMOS III Technology
More informationStack Height Analysis for FinFET Logic and Circuit
2015 Spring ECE 7332 Stack Height Analysis for FinFET Logic and Circuit Xinfei Guo & Qing Qin May 8 th, 2015 Outline Background & Motivation FinFET Design and Simulation Flow Stack Height Analysis A Case
More informationPrudhoe Bay Oil Production Optimization: Using Virtual Intelligence Techniques, Stage One: Neural Model Building
Prudhoe Bay Oil Production Optimization: Using Virtual Intelligence Techniques, Stage One: Neural Model Building Shahab D. Mohaghegh, West Virginia University Lynda A. Hutchins, BP Exploration (Alaska),
More informationAddressing DDR5 design challenges with IBIS-AMI modeling techniques
Addressing DDR5 design challenges with IBIS-AMI modeling techniques Todd Westerhoff, SiSoft Doug Burns, SiSoft Eric Brock, SiSoft DesignCon 2018 IBIS Summit Santa Clara, California February 2, 2018 Agenda
More informationDesign of Low Power and High Speed 4-Bit Ripple Carry Adder Using GDI Multiplexer
Design of Low Power and High Speed 4-Bit Ripple Carry Adder Using GDI Multiplexer Yemmiganur. Sowmya, Department of ECE,Reva University, Bangalore soumyaymgr@gmail.com Raganna. A Department of ECE, Reva
More informationMitos Fluika Pressure and Vacuum Pumps Datasheet
Unit 1, Anglian Business Park, Orchard Road, Royston, Hertfordshire, SG8 5TW, UK T: +44 (0)1763 242491 F: +44 (0)1763 246125 E: sales@dolomite-microfluidics.com W: www.dolomite-microfluidics.com Dolomite
More informationECE520 VLSI Design. Lecture 9: Design Rules. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 9: Design Rules Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Interconnect
More informationAn Efficient Code Compression Technique using Application-Aware Bitmask and Dictionary Selection Methods
An Efficient Code Compression Technique using Application-Aware Bitmask and Selection Methods Seok-Won Seong sseong@cise.ufl.edu Prabhat Mishra prabhat@cise.ufl.edu Department of Computer and Information
More informationFlexAct BT (Bag Tester) Validation November, 2015
FlexAct BT (Bag Tester) Validation November, 2015 Agenda 1 Validation Approach and Method 2 Development Case Study 3 Materials Scope of the Validation Point-of-use leak test for Flexboy 2D bags from 50mL
More informationZMP Trajectory Generation for Reduced Trunk Motions of Biped Robots
ZMP Trajectory Generation for Reduced Trunk Motions of Biped Robots Jong H. Park School of Mechanical Engineering Hanyang University Seoul, 33-79, Korea email:jong.park@ieee.org Yong K. Rhee School of
More informationBob Battalio, PE Chief Engineer, ESA September 8, 2016
RELATING FUTURE COASTAL CONDITIONS TO EXISTING FEMA FLOOD HAZARD MAPS Technical Methods Manual Bob Battalio, PE Chief Engineer, ESA September 8, 2016 FMA 2016 Sacramento, California DWR-OST-SIO PILOTING
More informationLab 1c Isentropic Blow-down Process and Discharge Coefficient
058:080 Experimental Engineering Lab 1c Isentropic Blow-down Process and Discharge Coefficient OBJECTIVES - To study the transient discharge of a rigid pressurized tank; To determine the discharge coefficients
More informationTHIẾT KẾ VI MẠCH TƯƠNG TỰ CHƯƠNG 2: CMOS Technology
THIẾT KẾ VI MẠCH TƯƠNG TỰ CHƯƠNG 2: CMOS Technology Hoàng Trang-bộ môn Kỹ Thuật Điện Tử hoangtrang@hcmut.edu.vn 1 TP.Hồ Chí Minh 12/2011 1. Overview - IC technology - CMOS vs BJT Hoàng Trang-bộ môn Kỹ
More informationProfile-driven Selective Code Compression
Profile-driven Selective Code Compression Yuan Xie and Wayne Wolf Electrical Engineering Department Princeton University Princeton, NJ 08540, USA yuanxie,wolf@ee.princeton.edu Haris Lekatsas NEC USA 4
More informationEE241 - Spring 2013 Advanced Digital Integrated Circuits. Assigned reading. No new reading. Lecture 4: Transistor Models
EE41 - Spring 013 Advanced Digital Integrated ircuits ecture 4: Transistor Models Assigned reading No new reading 1 Outline ast lecture Features of modern technologies This lecture Transistor modeling
More informationFUEL GAS FIRING CONTROL RJ (Dick) Perry Safety Systems Consultant 6 June 2016
INTRODUCTION Fired equipment such as Heaters and Boilers, normally have to comply with either NFPA 85/86 or API 556 for North America and some other countries which apply such standards, or EN 746-2 for
More informationThe Future of Hydraulic Control in Water-Systems
The Future of Hydraulic Control in Water-Systems A. Heimann Manager of R&D and of Technical Support & Applications Engineering departments at Dorot Automatic Control Valves Dorot Control Valves, Kibbutz
More informationDAV CENTENARY COLLEGE, FARIDABAD
DAV CENTENARY COLLEGE, FARIDABAD SUMMARY OF LESSION PLAN (JAN-18 TO APRIL-18) Name of Asst/Associate Professor : RASHMI VERMA Class & Section : BCA-2ND Semester Subject : Logical Organization of computer-ii
More informationTransportation, Parking & Roads
Transportation, Parking & Roads Design Carolina North as a walkable community Design the transportation system and development patterns (i.e., urban design elements such as density, building design, mix
More informationTTL Flash Interface connections
TTL Flash Interface connections Nikon TTL Hot-shoe Interface Gnd = Ground, Earth, Mass, Common. X = X (trigger) contact. Q = Quench or TTL stop. Rdy = Ready to fire SP = Speedlight present (Monitor). The
More informationSilicon Baroreceptors: Modeling Cardiovascular Pressure Transduction in Analog VLSI
Silicon Baroreceptors: Modeling Cardiovascular Pressure Transduction in Analog VLSI John Lazzaro Department of Computer Science California Institute of Technology Pasadena, California, 91125 James S. Schwaber
More informationLeading Edge Logic Comparison. March 9, 2018 Scotten W. Jones President IC Knowledge LLC
Leading Edge Logic Comparison March 9, 2018 Scotten W. Jones President IC Knowledge LLC sjones@icknowledge.com Logic Standard Cell Logic designs are created using standard cells. The cell height is the
More informationBasic CPM Calculations
Overview Core Scheduling Papers: #7 Basic CPM Calculations Time Analysis calculations in a Precedence Diagramming Method (PDM) Critical Path Method (CPM) network can be done in a number of different ways.
More informationA Fault Diagnosis Monitoring System of Reciprocating Pump
IOSR Journal of Engineering (IOSRJEN) ISSN (e): 2250-3021, ISSN (p): 2278-8719 Vol. 05, Issue 09 (September. 2015), V1 PP 01-06 www.iosrjen.org A Fault Diagnosis Monitoring System of Reciprocating Pump
More informationECL Comfort 110, application 131 (valid as of software version 2.00)
Operating Guide ECL Comfort 110, application 131 (valid as of software version 2.00) English version www.danfoss.com How to navigate? Adjust temperatures and values. Switch between menu lines. Select /
More informationD421E: PROCESS MEASUREMENT CONTROL AND SAFEGUARDING
D421E: PROCESS MEASUREMENT CONTROL AND SAFEGUARDING Date: 1 st -3 rd August 2018 Time: 08:30 a.m. 05:00 p.m. Venue: Kameo Grand Rayong Course Overview This course covers concepts in process measurement,
More informationRP series Rotor Pumps
ontact etails RP series Rotor Pumps Nomenclature Features Low noise Substantial reduction of the operation noise, by to db (comparison with aikin products), and improved sound quality are achieved by adopting
More informationModelling Today for the Future. Advanced Modelling Control Techniques
CwMAG 1 st Autumn Conference 2012 Modelling Today for the Future Advanced Modelling Control Techniques What are advanced modelling controls? Why do we have them? How can we use them? What are the differences
More informationPRC CO ² -LASER PRESENTATION
Page 1 of 7 PRC CO ² -LASER PRESENTATION GENERAL CHARACTERISTICS - Embedded PC104 Electronics with exchangeable software allowing very easy integration of customer specified functions: such as eg. specific
More informationGP1 & GP2. Electropneumatic Regulators FOR PRESSURE CONTROL TO 1,000 PSI
GP1 & GP2 Electropneumatic Regulators FOR PRESSURE CONTROL TO 1, PSI GP1 & GP2 Functional Description The GP series control valve is an electronic pressure regulator designed to precisely control the pressure
More informationProcess Control Loops
In this section, you will learn about how control components and control algorithms are integrated to create a process control system. Because in some processes many variables must be controlled, and each
More informationAMS 6915 Board mount pressure sensor with digital output (I²C)
Board mount pressure sensor with digital output (I²C) FEATURES Calibrated and temperature compensated pressure sensor with digital output (I²C) Differential, relative (gage), bidirectional differential,
More informationUser Manual MFCS TM -EZ
User Manual MFCS TM -EZ Version 6A_December 2016 1. INTRODUCTION 5 2. GENERAL INFORMATION 6 2.1 General functioning 6 2.2 Different MFCS TM 6 3. PACKAGE CONTENT 8 4. MFCS TM -EZ DESCRIPTION 9 5. CONNECTIONS
More informationPressure Management - Not Your Father s Approach
Pressure Management - Not Your Father s Approach IWA Water Loss Control Conference Cape Town, South Africa May 8, 2018 Carl Yates, General Manager www.halifaxwater.ca 1 Pressure Management Pressure management
More informationElectromagnetic Attacks on Ring Oscillator-Based True Random Number Generator
Introduction Attacks on TRNG Our active attack EM analysis Electromagnetic Attacks on Ring Oscillator-Based True Random Number Generator Pierre Bayon, Lilian Bossuet, Alain Aubert, Viktor Fischer François
More informationOutline Single Cycle Processor Design Multi cycle Processor. Pipelined Processor: Hazards and Removal. Instruction Pipeline. Time
3/8/5 Pipelined Processor: Hazards and its Removal A. Sahu CSE, T Guwahati Please be updated with http://jatinga.iitg.ernet.in/~asahu/cs/ Outline Single Cycle Processor esign Multi cycle Processor Merging
More informationFIRE PROTECTION. In fact, hydraulic modeling allows for infinite what if scenarios including:
By Phil Smith, Project Manager and Chen-Hsiang Su, PE, Senior Consultant, Lincolnshire, IL, JENSEN HUGHES A hydraulic model is a computer program configured to simulate flows for a hydraulic system. The
More informationAMS 6916 Board mount pressure sensor with ratiometric analog output
FEATURES Piezoresistive pressure sensor with amplified analog output Calibrated and temperature compensated Ratiometric voltage output, 0.5 4.5 V Digital signal conditioning, 12 bit output resolution Differential,
More informationDesign-for-Testability for Path Delay Faults in Large Combinational Circuits Using Test-Points
Design-for-Testability for Path Delay Faults in Large Combinational Circuits Using Test-Points Irith Pomeranz and Sudhakar M. Reddy + Electrical and Computer Engineering Department University of Iowa Iowa
More informationBAROMETER PRESSURE STANDARD PRESSURE CONTROLLER
BAROMETER PRESSURE STANDARD PRESSURE CONTROLLER Features ±0.01% FS Measurement & Control Accuracy ±0.001% /ºC Thermal Stability Pressure Ranges from ±1 psid to 1200 psia Applications Barometric Measurement
More informationThe system design must obey these constraints. The system is to have the minimum cost (capital plus operating) while meeting the constraints.
Computer Algorithms in Systems Engineering Spring 2010 Problem Set 6: Building ventilation design (dynamic programming) Due: 12 noon, Wednesday, April 21, 2010 Problem statement Buildings require exhaust
More informationWater Level Indicator Project
Water Level Indicator Project Water Level Indicator: The Water Level Indicator employs a simple mechanism to detect and indicate the water level in an overhead tank or any other water container. The sensing
More informationProgrammable Valves Enable Both Precision Motion Control and Energy Saving
Programmable Valves Enable Both Precision Motion Control and Energy Saving Dr. Bin Yao Purdue University West Lafayette, IN 47907, USA 1 Outline Development of Programmable Valves Control of Programmable
More informationModule 5 : Pulse propagation through third order nonlinear optical medium. Lecture 38 : Long distance soliton transmission system.
Module 5 : Pulse propagation through third order nonlinear optical medium Lecture 38 : Long distance soliton transmission system Objectives This lecture will outline A long distance soliton transmission
More informationHumanoid Robots and biped locomotion. Contact: Egidio Falotico
Humanoid Robots and biped locomotion Contact: Egidio Falotico e.falotico@sssup.it Outline What is a Humanoid? Why Develop Humanoids? Challenges in Humanoid robotics Active vs Passive Locomotion Active
More informationProcess Simulator Evaluates Blower and Valve Control Strategies for WWTP Aeration
Process Simulator Evaluates Blower and Valve Control Strategies for WWTP Aeration inshare By Steve Kestel and Tilo Stahl (BioChem Technology) and Matthew Gray (Keystone Engineering Group) Introduction
More informationControl System Nur Istianah-THP-FTP-UB-2014
Control System Control System Control is the process of causing a system variable to conform to some desired value. Manual control Automatic control (involving machines only). A control system is an interconnection
More informationExercise 8. Closed-Loop Pressure Control, Proportional-Plus-Integral Mode EXERCISE OBJECTIVE
Exercise 8 Closed-Loop Pressure Control, EXERCISE OBJECTIVE To understand open and closed-loop pressure control; To learn how to sense the pressure in a pneumatic circuit; To control the pressure in a
More informationAdvanced PMA Capabilities for MCM
Advanced PMA Capabilities for MCM Shorten the sensor-to-shooter timeline New sensor technology deployed on off-board underwater systems provides navies with improved imagery and data for the purposes of
More informationLSG Single Point Failure Analysis
NO. I RIEV. NC j ATM-929 1._&11..1 DATE 5/18/71 The purpose of this ATM is to comment on the results of the single point failure analysis conducted on the lunar surface gravimeter experiment. It is to
More information36 th Gas-Lift Workshop. Reverse Flow Check Valve Reliability and Performance Testing of Gas Lift Barrier Check Valves
36 th Gas-Lift Workshop Stavanger, Norway February 4 8, 2013 Reverse Flow Check Valve Reliability and Performance Testing of Gas Lift Barrier Check Valves Jason Kamphaus, Senior Project Manager Schlumberger
More informationGOLOMB Compression Technique For FPGA Configuration
GOLOMB Compression Technique For FPGA Configuration P.Hema Assistant Professor,EEE Jay Shriram Group Of Institutions ABSTRACT Bit stream compression is important in reconfigurable system design since it
More informationReferences 6 k thermal overload relays, adjustable from 0.11 to 16 A
s 6 k thermal overload relays, adjustable from 0.11 to 16 A 3-pole relays with screw clamp terminals These overload relays are designed for the protection of motors. They are compensated and phase failure
More informationProvably Secure Camouflaging Strategy for IC Protection
Provably Secure Camouflaging Strategy for IC Protection Meng Li 1 Kaveh Shamsi 2 Travis Meade 2 Zheng Zhao 1 Bei Yu 3 Yier Jin 2 David Z. Pan 1 1 Electrical and Computer Engineering, University of Texas
More informationS-CO 2 Brayton Recompression Loop Design and Control
S-CO 2 Brayton Recompression Loop Design and Control 1) Background 2) Recommended Design Features 3) Modeling Strategy IST Model Changes Transient Results Prepared by: Mike Hexemer Advanced Concepts Knolls
More informationAsynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs
60A CY7C460A/CY7C462A Features Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs Functional Description High-speed, low-power, first-in first-out (FIFO) memories 8K x 9 FIFO (CY7C460A) 16K x 9 FIFO (CY7C462A)
More informationPressure Sensor Bridge Configurations
Pressure Sensor Bridge Configurations 1. Purpose Describe different pressure sensor bridge configurations, when each can and cannot be used, and the advantages and disadvantages of each. 2. Introduction
More informationAN ANALYSIS ON HIGH PRESSURE DYNAMIC CALIBRATORS USED IN THE DEFENSE AREAS
AN ANALYSIS ON HIGH PRESSURE DYNAMIC CALIBRATORS USED IN THE DEFENSE AREAS Sung Soo HongPresenter Agency for Defense Development, Taean, 357-942, South Korea sungsoo@add.re.kr Abstract Up to now, there
More informationCD4008BMS. CMOS 4-Bit Full Adder With Parallel Carry Out. Features. Pinout. Logic Diagram. Applications. Description.
CD48BMS November 994 CMOS 4-Bit Full Adder With Parallel Carry Out Features Pinout High-Voltage Type (2V Rating) 4 Sum Outputs Plus Parallel Look-ahead Carry-Output CD48BMS TOP VIEW High-Speed Operation
More informationSAFE CAPACITY TEST: INNOVATION AND SAVINGS
SAFE CAPACITY TEST: INNOVATION AND SAVINGS TWO STAGE POWER DISTRIBUTION Summary Executive Summary 3 Traditional Load Bank Testing 3 The Safe Capacity Test: Innovation and Savings 4 Tradition vs Innovation
More informationPK-2D Service Manual
PK-2D Service Manual PK-2D Service 10182013 This manual should be read and understood prior to installing, operating or servicing the PK-1D Unit. PK-2D Service 10182013 Table of Contents WARNINGS... 4
More informationUNIQUE ADVANTAGES OF PIPENET
UNIQUE ADVANTAGES OF PIPENET TRANSIENT MODULE Sunrise Systems Limited Section 1: Unique Advantages of the leading hydraulic analysis software engineers prefer to use: PIPENET s schematic design is unique.
More informationAn Architecture for Combined Test Data Compression and Abort-on-Fail Test
An Architecture for Combined Test Data Compression and Abort-on-Fail Test Erik Larsson and Jon Persson Embedded Systems Laboratory Department of Computer and Information Science Linköpings Universitet,
More informationTHE CANDU 9 DISTRffiUTED CONTROL SYSTEM DESIGN PROCESS
THE CANDU 9 DISTRffiUTED CONTROL SYSTEM DESIGN PROCESS J.E. HARBER, M.K. KATTAN Atomic Energy of Canada Limited 2251 Speakman Drive, Mississauga, Ont., L5K 1B2 CA9900006 and M.J. MACBETH Institute for
More informationFail Operational Controls for an Independent Metering Valve
Group 14 - System Intergration and Safety Paper 14-3 465 Fail Operational Controls for an Independent Metering Valve Michael Rannow Eaton Corporation, 7945 Wallace Rd., Eden Prairie, MN, 55347, email:
More informationINSTRUMENTATION EQUIPMENT
INSTRUMENTATION EQUIPMENT 2.0 INTRODUCTION Instrumentation is the art of measuring the value of some plant parameter, pressure, flow, level or temperature to name a few and supplying a signal that is proportional
More informationSimulation of the Hybtor Robot
Simulation of the Hybtor Robot Pekka Aarnio, Kari Koskinen and Sami Salmi Information and Computer Systems in Automation Helsinki University of Technology ABSTRACT A dynamic rigid body simulation model
More informationHydronic Systems Balance
Hydronic Systems Balance Balancing Is Misunderstood Balancing is application of fundamental hydronic system math Balance Adjustment of friction loss location Adjustment of pump to requirements By definition:
More informationStand-Alone Bubble Detection System
Instruction Sheet P/N Stand-Alone Bubble Detection System 1. Introduction The Bubble Detection system is designed to detect air-bubble induced gaps in a bead of material as it is being dispensed. When
More informationSimple Set. Pressure Independent Control Valves 2 Way 1/2-2
The Bray Simple Set is a threaded pressure independent control (PIC) valve designed for a wide variety of hot water and chilled water control applications. The SS Series combines high rangeability control
More informationNorth Coast Corridor:
North Coast Corridor: Connecting People, Transportation & Environment Legislative Hearing: 11.8.10 1 North Coast Corridor Region s Lifeline A Regional Strategy Mobility, Economy & Environment North Coast
More informationCOMPARISON OF DIFFERENTIAL PRESSURE SENSING TECHNOLOGIES IN HOSPITAL ISOLATION ROOMS AND OTHER CRITICAL ENVIRONMENT APPLICATIONS
COMPARISON OF DIFFERENTIAL PRESSURE SENSING TECHNOLOGIES IN HOSPITAL ISOLATION ROOMS AND OTHER CRITICAL ENVIRONMENT APPLICATIONS APPLICATION NOTE LC-136 Introduction Specialized spaces often times must
More informationExercise 1: Control Functions
Exercise 1: Control Functions EXERCISE OBJECTIVE When you have completed this exercise, you will be able to control the function of an asynchronous ripple counter. You will verify your results by operating
More informationSequence of Operations
MAGNUM Condensing Unit Software 5580 Enterprise Pkwy. Fort Myers, FL 33905 Office: 239-694-0089 Fax: 239-694-0031 Sequence of Operations MAGNUM Chiller V8 software www.mcscontrols.com MCS Total Solution
More informationSouth King County High-Capacity Transit Corridor Study
HIGH-CAPACITY TRANSIT CORRIDOR STUDY South King County Corridor South King County High-Capacity Transit Corridor Study Corridor Report August 2014 South King County High Capacity Transit Corridor Report
More informationBody Stabilization of PDW toward Humanoid Walking
Body Stabilization of PDW toward Humanoid Walking Masaki Haruna, Masaki Ogino, Koh Hosoda, Minoru Asada Dept. of Adaptive Machine Systems, Osaka University, Suita, Osaka, 565-0871, Japan ABSTRACT Passive
More informationA computer program that improves its performance at some task through experience.
1 A computer program that improves its performance at some task through experience. 2 Example: Learn to Diagnose Patients T: Diagnose tumors from images P: Percent of patients correctly diagnosed E: Pre
More informationCircuit building blocks
Követő vezérlés Circuit building blocks A a0 b0 b1 B Run/End These circuits can be considered as building blocks for larger sequential circuits consisting of two or more cylinders Each actuator will have
More informationLP Separator Level Control by Variable Speed and Multi Stage Brine Reinjection Pumps at Kawerau and Nga Awa Purua Geothermal Projects, New Zealand
Proceedings World Geothermal Congress 2010 Bali, Indonesia, 25-29 April 2010 LP Separator Level Control by Variable Speed and Multi Stage Brine Reinjection Pumps at Kawerau and Nga Awa Purua Geothermal
More informationCONTROL LOGIC DESCRIPTION DOCUMENT IC-410ND
Configuration # : 41G20F0 CONTROL LOGIC DESCRIPTION DOCUMENT IC-410ND Input/output table: Inputs Qty Outputs Qty Inside Temperature Probe 3 Inflatable Balloon 8 Chimney Temperature Probe 1 Chimney Activator
More informationSorensen DCS Series. 1 3 kw V A. General Purpose Systems Power Supply
Sensen DCS Series General Purpose Systems Power Supply High power density / low ripple and noise High programming resolution with Ethernet interface Constant voltage and current mode Remote sensing Isolated
More informationNeural Nets Using Backpropagation. Chris Marriott Ryan Shirley CJ Baker Thomas Tannahill
Neural Nets Using Backpropagation Chris Marriott Ryan Shirley CJ Baker Thomas Tannahill Agenda Review of Neural Nets and Backpropagation Backpropagation: The Math Advantages and Disadvantages of Gradient
More information