HW #5: Digital Logic and Flip Flops
|
|
- Merilyn Dixon
- 6 years ago
- Views:
Transcription
1 HW #5: Digital Logic and Flip Flops This homework will walk through a specific digital design problem in all its glory that you will then implement in this weeks lab. 1 Write the Truth Table (10 pts) Consider a clock that included a feature that would show the month and day. This would be implemented, presumably, by feeding the output of the hours counter to a day counter which then fed to a month counter. A complication with this scheme is that (due to various Roman emperors egos) not all months are the same length. Thus, to decide when to roll over the day counter, you would need to implement a function that knew the number of days in each month. Here we will implement one portion of that circuit. Specifically, we will create a circuit that outputs HIGH if a month has 31 days and LOW otherwise. Since there are 12 months, we will be using a 4 bit month counter and thus have 4 unused states (24-12=16-12=4). Let the months be numbered from 0 (January) to 11 (December) and write the truth table for the required function,( f = month has 31 days). Be sure you get this right since every other part of the homework and the lab depends on it. Since A represents the least significant bit in the counter output, the truth table below will correspond to the labels of the chip pins. Fill in the function f with 0, 1 or X for dont care. Again, double check your work or you will have every following step wrong. (0-8 pts) correct value in row 0 to row 11 (0.6 points for each) (0-2 pts) correct input in row 12 to row 15 Version 4.2, October 15, 2014 Page 1
2 2 Enter the Truth Table into the Karnaugh Map (5 pts) Since the input variables are labeled D,C,B,A, its nice to have a Karnaugh map with the inputs labeled in the same order. One is provided below. Carefully transfer the truth table to the map. Again, double check your work since each step builds on the previous ones. (0-5 pts) correct value in each block of the map (0.3 points for each) 3 Find the Minimum Implementation (10 pts) Circle the groupings of 1s and/or Xs that give the minimum implementation. HINT: You should have 3 terms, each of which has only two variables (although some of the variables may be inverted). (3 pts) Circle the blue one (3 pts) Circle the red one (3 pts) Circle the green one (1 pt) Circle all three correctly (combo bonus!) Version 4.2, October 15, 2014 Page 2
3 4 Write Your Terms as a Boolean Function (5 pts) Write a function in a sum-of-products form that corresponds to the minimal representation you have found on your Karnaugh map. (5 pts) Find the right terms 5 Check your work (5 pts) Evaluate each of the three product (AND) terms of your function and enter them as separate truth-tables below. Then sum (OR) these together and confirm that you have implemented your original truth table from part 1. Note that the dont-care states will now take on real values. Confirm that these are consistent with your Karnaugh map use of these states. (5 pts) Inputs on each row are correct Version 4.2, October 15, 2014 Page 3
4 6 Implement Your Circuit In Multisim (15 pts) Use a function generator as a clock input and a counter to generate the sequence 0000 to Provide an annotated screenshot of the clock and output in your answer. Implement your circuit using the 74HC 4V family (CMOS 74HC 4V) AND, OR and NOT gates, specifically: 74HC04N 4V (NOT), 74HC08N 4V (AND), 74HC32N 4V (OR). Note that this last chip is near the bottom of the component list due to alphabetical ordering. The inverter (NOT) includes 6 gates and the other chips each include 4 gates. When you place a new gate, you will be asked if you would like to place a new chip or use an available gate on an existing chip, as is shown below: Select an existing chip (U1 in this case) each time. You should only need one of each chip (that is, less than or equal to 6 NOTs, 4 ANDs and 4 ORs). Below is a figure to get you started. Version 4.2, October 15, 2014 Page 4
5 (4 pts) Find the correct components (1 point for each (161 counter, or gate, not gate, and gate)) (0-4 pts) The wiring is correct (0-5 pts) The three signals on the oscilloscope are correct (especially within each RCO roll over cycle, it gives the correct pattern of the output) (1 pt) Label the CLK signal correctly (1 pt) Label the output correctly 7 Enabled SR Flip Flop The diagram below is often given as a clocked JK flip flip that will operate on the rising edge of the clock. In this problem, we will show that this is actually an enabled SR. That is, it is an SR flip flop that only operates when the enable line is high. A good reference can be found here: 1. Show that if enable (E) is low (0), that the outputs Q and Q are stable no matter what voltages are on S and R. Consider both possible outputs states (0,1) and (1,0). (2.5 pts) Correctly show the output=(0,1) state is stable (2.5 pts) Correctly show the output=(1,0) state is stable Version 4.2, October 15, 2014 Page 5
6 2. Assume the outputs (Q and Q) = (0,1) and the inputs (S,R) = (1,0). Let the input E initially be 0, then it changes to 1. What is the stable output state? Show this by writing the values of the intermediate states (outputs of the 3-input NANDs), Q and Q as a function of time. (3 pts) Show the state switches to (1,0) (2 pts) Run at least two stable cycles to demonstrate stability (Note) Depending on assumptions of gate timing, it is possible to get different intermediate states. 3. Why this isnt a JK: Consider the same problems as part b but now the inputs (S,R) = (1,1). Show that when the Enable line goes high, the outputs are unstable. Remember that the (1,1) input state is what distinguishes a JK from an SR. (5 pts) Run enough states to see output changing back and forth. (Note) Depending on assumptions of gate timing, it is possible to get different intermediate states. Version 4.2, October 15, 2014 Page 6
Synchronous Sequential Logic. Topics. Sequential Circuits. Chapter 5 Steve Oldridge Dr. Sidney Fels. Sequential Circuits
Synchronous Sequential Logic Chapter 5 Steve Oldridge Dr. Sidney Fels Sequential Circuits Topics What happens when we add memory? Latches Flip-Flops Clocks State Tables Reduction of States 10/6/2010 c
More informationCprE 281: Digital Logic
CprE 28: Digital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Karnaugh Maps CprE 28: Digital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev Administrative
More informationCPE/EE 427, CPE 527 VLSI Design I L21: Sequential Circuits. Review: The Regenerative Property
CPE/EE 427, CPE 527 VLSI esign I L21: Sequential Circuits epartment of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( www.ece.uah.edu/~milenka ) www.ece.uah.edu/~milenka/cpe527-5f
More informationVLSI Design I; A. Milenkovic 1
Review: The Regenerative Property V i V o V i V o CPE/EE 47, CPE 57 VLSI esign I : Sequential Circuits epartment of Electrical and Computer Engineering University of labama in Huntsville leksandar Milenkovic
More informationExercise 1: Control Functions
Exercise 1: Control Functions EXERCISE OBJECTIVE When you have completed this exercise, you will be able to control the function of an asynchronous ripple counter. You will verify your results by operating
More informationFLUID POWER FLUID POWER EQUIPMENT TUTORIAL OTHER FLUID POWER VALVES. This work covers part of outcome 2 of the Edexcel standard module:
FLUID POWER FLUID POWER EQUIPMENT TUTORIAL OTHER FLUID POWER VALVES This work covers part of outcome 2 of the Edexcel standard module: UNIT 21746P APPLIED PNEUMATICS AND HYDRAULICS The material needed
More informationRanger Walking Initiation Stephanie Schneider 5/15/2012 Final Report for Cornell Ranger Research
1 Ranger Walking Initiation Stephanie Schneider sns74@cornell.edu 5/15/2012 Final Report for Cornell Ranger Research Abstract I joined the Biorobotics Lab this semester to gain experience with an application
More informationATM 322 Basic Pneumatics H.W.6 Modules 5 7
ATM 322 Basic Pneumatics H.W.6 Modules 5 7 Name: Answer Key Mark: Question I: Write (T) for True and (F) for false sentences. A) For the time dependant process control; Step enabling conditions are generated
More informationLayout Design II. Lecture Fall 2003
Layout Design II Lecture 6 18-322 Fall 2003 Roadmap Today: Layout Verification & design in the large Next week: Transistor sizing Wires Homework 1: Due Today Homework 2: Out Today, Due Sept 18 Lab 2: This
More informationVLSI Design 14. Memories
Last module: Synthesis and Verilog This module Memory arrays SRMs Serial Memories Dynamic memories Memory rrays Memory rrays Random ccess Memory Serial ccess Memory Content ddressable Memory (CM) Read/Write
More informationDesigning of Low Power and Efficient 4-Bit Ripple Carry Adder Using GDI Multiplexer
Designing of Low Power and Efficient 4-Bit Ripple Carry Adder Using GDI Multiplexer 1 Vinay.K.Kolur, 2 Pavankumar Kulkarni Department of EEE, BLDEA s CET Vijayapur Abstract The low power and less delay
More informationLab 4 VGA Display Snake Game
Lab 4 VGA Display Snake Game Design and implement a digital circuit capable of displaying predefined patterns on the screen of a VGA monitor, and provide the basic components for the Snake game. Your circuit
More informationVLSI Design 12. Design Styles
1 9 8 5 1 9 8 7 1 9 9 1 1 9 9 3 1 9 9 9 2 0 0 1 2 0 0 5 2 0 0 7 2 0 0 9 Pr odu ctiv it y (T r an s./ St a f -M o nt h ) VLSI Design Last module: Floorplanning Sequential circuit design Clock skew This
More informationName: Counting and Cardinality- Numbers in Base Ten Count the objects. Circle the number. Draw counters to show same number.
Counting and Cardinality- Numbers in Base Ten- 11-14 Count the objects. Circle the number. Draw counters to show same number. 11 12 11 12 3. 11 12 Counting and Cardinality- Numbers in Base Ten- 11-14 How
More informationTick Kit. Assembly Instructions
Tick Kit Assembly Instructions Tick Kit Description The Tick is a simple clock module kit. It has 3 ranges from fast to glacial, with a cool LED to show the range. The module puts out a square wave.this
More informationWater Level Indicator Project
Water Level Indicator Project Water Level Indicator: The Water Level Indicator employs a simple mechanism to detect and indicate the water level in an overhead tank or any other water container. The sensing
More informationGATE 2 Part No
PAGE 1 GATE 2 Part No. 23001125 SWING GATE CTROLLER INSTALLATI GUIDE Page 2 GATE 2 Code No. 23001125 Electronic Control Board for use with SEA Hydraulic or Electro-mechanical swing gate operators (without
More informationTour Stat Sheet Tutorial
Tour Stat Sheet Author: StrokeAverage.com Sum It Golf Services Limited 5 St Davids Close West Wickham Kent BR4 0QY England Tel: +44 (0)208 133 0773 Fax: +44 (0)208 289 7366 Email: info@strokeaverage.com
More informationMICROPROCESSOR ARCHITECTURE
MICROPROCESSOR ARCHITECTURE UOP S.E.COMP (SEM-I) PIPELINED ARCHITECTURE Prof.P.C.Patil Department of Computer Engg Matoshri College of Engg.Nasik pcpatil18@gmail.com. Bus Cycles of 80386 2 Bus Cycles of
More informationServicePlus S21R & S27R Series 2 Installation Instructions
ServicePlus S21R & S27R Series 2 Installation Instructions Horstmann Controls ServicePlus two channel service interval programmers have been developed to facilitate compliance with the Gas Safety (Installation
More information82C288 BUS CONTROLLER FOR PROCESSORS (82C C C288-8)
BUS CONTROLLER FOR 80286 PROCESSORS (82C288-12 82C288-10 82C288-8) Y Provides Commands and Controls for Local and System Bus Y Wide Flexibility in System Configurations Y High Speed CHMOS III Technology
More informationDesign of Low Power and High Speed 4-Bit Ripple Carry Adder Using GDI Multiplexer
Design of Low Power and High Speed 4-Bit Ripple Carry Adder Using GDI Multiplexer Yemmiganur. Sowmya, Department of ECE,Reva University, Bangalore soumyaymgr@gmail.com Raganna. A Department of ECE, Reva
More informationYou are to develop a program that takes as input the scorecard filled out by Bob and that produces as output the correct scorecard.
Problem 1: What s My Score? Ann, Bob, Carol, and Dave played nine holes of golf together. On the first hole, Ann teed off first, followed by Bob, then Carol, and, finally, Dave. At each subsequent hole,
More informationGOLT! RED LIGHT DISTRICT
GOLT! RED LIGHT DISTRICT USER MANUAL v2.1 How RLD Works Signal Flow PROCESSOR The timing processor receives all clock signals and start stop commands. Its main function is to determine which timing signals
More informationSCIENTIFIC DATA SYSTEMS, INC. Depth Tension Line Speed Panel. DTLS Manual
SCIENTIFIC DATA SYSTEMS, INC. Depth Tension Line Speed Panel DTLS Manual This document contains proprietary information. Copyright 2015 Scientific Data Systems, Inc. All rights reserved. 1 Depth Tension
More informationPinouts. Electronics Pinouts. Terry Sturtevant. Wilfrid Laurier University. April 8, 2011
Electronics Pinouts Wilfrid Laurier University April 8, 2011 Here is the top view of an integrated circuit. Here is the top view of an integrated circuit. Here is the top view of an integrated circuit.
More informationPulmonary Capacity Analyzer
Pulmonary Capacity Analyzer micromedic Project Number micro13mm250 PREPARED BY: Marc A. Machin 21 Granada IrvIne, CA 92602 Phone - (714) 457-4539 Contents 1 1.1 1.2 PROJECT SUMMARY 1 Overview 1 Technical
More informationIntroduction to Pneumatics
Introduction to Pneumatics Pneumatics Symbols Air generation and distribution Table 1: Symbols use in energy conversion and preparation ITEM SYMBOL MEANING Compressor SUPPLY Pressure Source Pneumatic Pressure
More informationCounterbore and Countersink Tutorial
Counterbore and Countersink Tutorial This tutorial is designed to show how to create a Counterbore hole in two different ways. 1. Creating 2 Extrudes 2. Using the Hole Tool Types of Holes Counterbore Holes
More informationThe Discussion of this exercise covers the following points:
Exercise 5-3 Wet Reference Leg EXERCISE OBJECTIVE Learn to measure the level in a vessel using a wet reference leg. DISCUSSION OUTLINE The Discussion of this exercise covers the following points: Measuring
More informationSeptember 10, 2014 Revision 2. Puncher Unit-BE1/BF1/BG1/BH1 Service Manual
1 4 September 10, 014 Revision Puncher Unit-BE1/BF1/BG1/BH1 Service Manual 0 0- Application This manual has been issued by Canon Inc. for qualified persons to learn technical theory, installation, maintenance,
More informationBUBBLER CONTROL SYSTEM
BUBBLER CONTROL SYSTEM Description: The HDBCS is a fully automatic bubbler system, which does liquid level measurements in water and wastewater applications. It is a dual air compressor system with, air
More informationThe system design must obey these constraints. The system is to have the minimum cost (capital plus operating) while meeting the constraints.
Computer Algorithms in Systems Engineering Spring 2010 Problem Set 6: Building ventilation design (dynamic programming) Due: 12 noon, Wednesday, April 21, 2010 Problem statement Buildings require exhaust
More informationUser Manual. Heads-Up Display (HUD) DiveCAN. Mechanical Button Version
User Manual Heads-Up Display (HUD) Mechanical Button Version DiveCAN Table of Contents 1. Introduction...4 1.1 Features...4 2. Physical Description...5 3. Reading the PPO2...6 3.1 Modified Smither s Code...7
More informationSection 5.1 Randomness, Probability, and Simulation
Section 5.1 Randomness, Probability, and Simulation What does it mean to be random? ~Individual outcomes are unknown ~In the long run some underlying set of outcomes will be equally likely (or at least
More informationCover Page for Lab Report Group Portion. Pump Performance
Cover Page for Lab Report Group Portion Pump Performance Prepared by Professor J. M. Cimbala, Penn State University Latest revision: 02 March 2012 Name 1: Name 2: Name 3: [Name 4: ] Date: Section number:
More informationCBC2 performance with switched capacitor DC-DC converter. systems meeting, 12/2/14
CBC2 performance with switched capacitor DC-DC converter systems meeting, 12/2/14 1 reminder of results from CBC1 +2.5V GND 1n can power CBC from single +2.5V supply 1uF DC-DC diff. clock (CMOS) 1 MHz
More informationSoftware Design of the Stiquito Micro Robot
Software Design of the Stiquito Micro Robot Andrew McClain and James M. Conrad University of North Carolina at Charlotte jmconrad@uncc.edu Abstract The Stiquito robot is a small, six legged robot that
More informationACTIVITY 17: GAS EXCHANGE Period
ACTIVITY 17: GAS EXCHANGE Name Period SYSTEMS ANALYSIS: Complete the system analysis for the experiment performed in the Conservation of Mass: Chemical Change lab. Be sure to follow the systems analysis
More informationECE 697B (667) Spring 2003
ECE 667 - Synthesis & Verification - Lecture 2 ECE 697 (667) Spring 23 Synthesis and Verification of Digital Systems unctional Decomposition Slides adopted (with permission) from. Mishchenko, 23 Overview
More informationAn Architecture for Combined Test Data Compression and Abort-on-Fail Test
An Architecture for Combined Test Data Compression and Abort-on-Fail Test Erik Larsson and Jon Persson Embedded Systems Laboratory Department of Computer and Information Science Linköpings Universitet,
More informationSurfing Interconnect
Surfing Interconnect Mark R. Greenstreet and Jihong Ren University of British Columbia, Rambus Surfing Interconnect p.1/17 Motivation Wires are the problem: Wires scale poorly with feature size: Gate delays
More informationMicrofluidic Demonstration
Microfluidic Demonstration Co-flow of liquids across a microfluidic chip Create a microfluidic controller to flow liquids across a microfluidic chip. 1. Assemble fluidic circuits and attach to breadboard.
More informationUNIVERSITY OF WATERLOO
UNIVERSITY OF WATERLOO Department of Chemical Engineering ChE 524 Process Control Laboratory Instruction Manual January, 2001 Revised: May, 2009 1 Experiment # 2 - Double Pipe Heat Exchanger Experimental
More informationStand-Alone Bubble Detection System
Instruction Sheet P/N Stand-Alone Bubble Detection System 1. Introduction The Bubble Detection system is designed to detect air-bubble induced gaps in a bead of material as it is being dispensed. When
More informationGOLOMB Compression Technique For FPGA Configuration
GOLOMB Compression Technique For FPGA Configuration P.Hema Assistant Professor,EEE Jay Shriram Group Of Institutions ABSTRACT Bit stream compression is important in reconfigurable system design since it
More informationTTL Flash Interface connections
TTL Flash Interface connections Nikon TTL Hot-shoe Interface Gnd = Ground, Earth, Mass, Common. X = X (trigger) contact. Q = Quench or TTL stop. Rdy = Ready to fire SP = Speedlight present (Monitor). The
More informationECE 757. Homework #2
ECE 757 Homework #2 Matt Ramsay 2/27/03 Problem 1 (5.3): a) Private Reads:.7 *.03 * 3 bus cycles =.063 bus cycles Private Writes:.2 *.03 * 5 bus cycles =.03 bus cycles Shared Reads:.08 *.05 * 3 bus cycles
More informationxtreme DB Innovation Every Day Murrelektronik is your system partner: PIN ASSIGNMENTS INPUT OUTPUT AT A GLANCE
Deutsch Plug MDC06-s MDC06-s -0V AC/DC, A, R 707-70-xxxx V -0V AC/DC, A, 707-700-xxxx MJT-P -0V AC/DC, A, R 707-700-70xxxx V -0V AC/DC, A, & Suppression R 707-7006-70xxxx V -0V AC/DC, A, R 707-7000-70xxxx
More informationACV-10 Automatic Control Valve
ACV-10 Automatic Control Valve Installation, Operation & Maintenance General: The Archer Instruments ACV-10 is a precision automatic feed rate control valve for use in vacuum systems feeding Chlorine,
More informationIntroductory Lab: Vacuum Methods
Introductory Lab: Vacuum Methods Experiments in Modern Physics (P451) In this lab you will become familiar with the various components of the lab vacuum system. There are many books on this topic one of
More informationMisaligned Folds Paper Feed Problems Double Feeds Won t Feed FLYER Won t Run iii
Operator s Manual Table of Contents Operator Safety... 1 Introduction... 2 Unpacking and Setup... 3 Unpacking... 3 Setup... 4 FLYER Overview... 5 FLYER Diagram... 5 Capabilities... 5 Control Panel... 6
More informationMIL-STD-883G METHOD
STEADY-STATE LIFE 1. PURPOSE. The steady-state life test is performed for the purpose of demonstrating the quality or reliability of devices subjected to the specified conditions over an extended time
More informationExercise 8. Closed-Loop Pressure Control, Proportional-Plus-Integral Mode EXERCISE OBJECTIVE
Exercise 8 Closed-Loop Pressure Control, EXERCISE OBJECTIVE To understand open and closed-loop pressure control; To learn how to sense the pressure in a pneumatic circuit; To control the pressure in a
More informationTHE CANDU 9 DISTRffiUTED CONTROL SYSTEM DESIGN PROCESS
THE CANDU 9 DISTRffiUTED CONTROL SYSTEM DESIGN PROCESS J.E. HARBER, M.K. KATTAN Atomic Energy of Canada Limited 2251 Speakman Drive, Mississauga, Ont., L5K 1B2 CA9900006 and M.J. MACBETH Institute for
More informationHEAT-TIMER CORP. 20 NEW DUTCH LANE FAIRFIELD, NEW JERSEY TEL. (973) FAX (973) INSTALLATION & OPERATION MANUAL TABLE OF CONTENTS
HEAT-TIMER CORP. 20 NEW DUTCH LANE FAIRFIELD, NEW JERSEY 07004 TEL. (973)575-4004 FAX (973)575-4052 INSTALLATION & OPERATION MANUAL MODEL MOD-4 TABLE OF CONTENTS Control Panel...2 MOD-4 Overview...4 Installation...6
More informationPARTS LIST / TECHNICAL GUIDE
PARTS LIST / TECHNICAL GUIDE Double Retrograde Chronograph Cal. 7T85 [SPECIFICATIONS] Item Cal. No. Movement 7T85A 55 50 45 7T85A 40 35 3 hands (hour, minute, and small second hands) Calendar (date: date
More informationConnections The C20B can be connected either using the Molex locking socket, or by connection to four plated through holes. The plated through
E-MAIL: C20 Carbon Dioxide Sensor General Description The C20B is a carbon dioxide designed specifically for educational applications. The C20B provides fully temperature compensated readings of Carbon
More informationBuilt-in Purge Control Functions
Built-in Purge Control Functions Why clean a sensor? As the velocity sensor was calibrated clean, operating it clean also preserves the best calibration. Any build up of material on a thermal sensor tends
More informationSR-242 USER S GUIDE. Table of Contents
User s Guide gfhf Table of Contents 1. Introduction...3 2. Faceplate...3 2.1 Parameter List...3 2.2 Parameter Buttons ( and )...4 2.3 Function Buttons ( and )...4 2.4 LED Status Window...4 2.5 Value Setting
More informationOriginal Recipe. Original Recipe can be found at
Original Recipe Summer is finally here! I whipped up this cute little bean bag for my son to complement the girly tuffets I made for my daughter {Tea Party Tuffets}. I used the boy-ish colors in flannel
More informationWickets Administrator
Wickets Administrator Software For Managing Stored Value Wickets 01/08/2008 Product Details And Operating Instructions Overview This page describes each major function of Wickets Administrator in detail.
More informationImplementation of Modern Traffic Light Control System
International Journal of Scientific and Research Publications, Volume 4, Issue 6, June 2014 1 Implementation of Modern Traffic Light System Nang Hom Kham *, Chaw Myat Nwe ** * Department of Electronic
More informationINDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE. On Industrial Automation and Control
INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE On Industrial Automation and Control By Prof. S. Mukhopadhyay Department of Electrical Engineering IIT Kharagpur Topic Lecture
More informationDAV CENTENARY COLLEGE, FARIDABAD
DAV CENTENARY COLLEGE, FARIDABAD SUMMARY OF LESSION PLAN (JAN-18 TO APRIL-18) Name of Asst/Associate Professor : RASHMI VERMA Class & Section : BCA-2ND Semester Subject : Logical Organization of computer-ii
More informationWORKHOLDING APPLICATION BOOKLET
WORKHOLDING APPLICATION BOOKLET Applications and advantages of using minibooster hydraulic pressure intensifiers MINIMUM SIZE MAXIMUM POWER B-GB Workholding 2018.04 1 of 20 2 of 20 B-GB Workholding 2018.04
More informationFor IEC use only. Technical Committee TC3: Information structures, documentation and graphical symbols
For IEC use only 3/686/INF 2003-08 INTERNATIONAL ELECTROTECHNICAL COMMISSION Technical Committee TC3: Information structures, documentation and graphical symbols Labels to be used in database standards
More informationCreation of a Fallback Catch Method. Megan Berry Mechanical Engineering Senior MAE 490 (4 credits)
Creation of a Fallback Catch Method Megan Berry Mechanical Engineering Senior MAE 490 (4 credits) Abstract In order that the Cornell Ranger remains autonomous during long distance record attempts and avoids
More informationVLSI Design 8. Design of Adders
VLI Design. Design of dders. Design of dders Last module: Designing MO gate networks peeding up combinational gates This module dder circuits imple adders Fast addition Half dder ingle-it ddition Full
More informationTECHNICAL INFORMATION
TECHNICAL INFORMATION Models No. TD0101, TD0101F Description Impact Driver L PRODUCT P 1/ 14 CONCEPT AND MAIN APPLICATIONS Models TD0101 and TD0101F are cost-competitive 100N.m-class impact driver developed
More informationBUBBLER CONTROL SYSTEM
BUBBLER CONTROL SYSTEM Description: The LDBCS is a fully automatic bubbler system, which does liquid level measurements in water and wastewater applications. It is a dual air compressor system with, air
More informationIteration: while, for, do while, Reading Input with Sentinels and User-defined Functions
Iteration: while, for, do while, Reading Input with Sentinels and User-defined Functions This programming assignment uses many of the ideas presented in sections 6 and 7 of the course notes. You are advised
More informationProvably Secure Camouflaging Strategy for IC Protection
Provably Secure Camouflaging Strategy for IC Protection Meng Li 1 Kaveh Shamsi 2 Travis Meade 2 Zheng Zhao 1 Bei Yu 3 Yier Jin 2 David Z. Pan 1 1 Electrical and Computer Engineering, University of Texas
More informationCover Page for Lab Report Group Portion. Drag on Spheres
Cover Page for Lab Report Group Portion Drag on Spheres Prepared by Professor J. M. Cimbala, Penn State University Latest revision: 29 September 2017 Name 1: Name 2: Name 3: [Name 4: ] Date: Section number:
More informationReduction of Bitstream Transfer Time in FPGA
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 9, Issue 2, Ver. III (Mar - Apr. 2014), PP 82-86 Reduction of Bitstream Transfer Time in
More informationSHORT COMMUNICATION A SIMPLE, SENSITIVE AND VERSATILE SOLID-STATE PRESSURE TRANSDUCER
J. exp. Biol 134, 429-433 (1988) 429 Printed in Great Britain The Company of Biologists Limited 1988 SHORT COMMUNICATION A SIMPLE, SENSITIVE AND VERSATILE SOLID-STATE PRESSURE TRANSDUCER BY JOHN R. B.
More informationPreparation for Salinity Control ME 121
Preparation for Salinity Control ME 121 This document describes a set of measurements and analyses that will help you to write an Arduino program to control the salinity of water in your fish tank. The
More informationApplication Notes. SLP85xD Load Cells
Application Notes Load Cells Table of Contents 1 Introduction 3 2 Description of the Filling Cycle 4 3 Filling Optimization 7 4 Filling Monitor 8 4.1 Weight-Based Filling Monitor... 8 4.2 Time-Based Filling
More informationSavannah S100 ALD at SCIF, UC Merced Standard operating Procedure
This document covers the procedure that should be followed for normal operation of the Cambridge NanoTech: Savannah S100 (Atomic Layer Deposition ALD). This tool is design to be used with whole 4inch wafers.
More information700 SERIES BMS II BUBBLER MONITORING SYSTEM
1 700 SERIES BMS II BUBBLER MONITORING SYSTEM VISIT OUR WEBSITE AT SIGMACONTROLS.COM 700 SERIES BMS II MANUAL 062114 2 TABLE OF CONTENTS INTRODUCTION 3 Physical Specifications WIRING 5 PROGRAMMING & SETUP..
More informationAHE58/59 AC Servo System
AHE58/59 AC Servo System HMI-12 User Manual Safely INstruction Please read this manual carefully, also with related manual for the machine head before use. For perfect operation and safety, installing
More informationScarborough Spring 2013 Math Exam I 1. "On my honor, as an Aggie, I have neither given nor received unauthorized aid on this academic work.
Scarborough Spring 2013 Math 365-501 Exam I 1 Math 365 Exam 1 Spring 2013 Scarborough NEATLY PRINT NAME: STUDENT ID: DATE: "On my honor, as an Aggie, I have neither given nor received unauthorized aid
More information256/512 /1K /2K/4K x 9 Asynchronous FIFO
/25/29/ fax id: 5404 Features Asynchronous first-in first-out (FIFO) buffer memories 256 x 9 (CY7C419) 512 x 9 (CY7C421) 1K x 9 (CY7C425) 2K x 9 (CY7C429) 4K x 9 (CY7C433) Dual-ported AM cell High-speed
More informationFoundation Unit 13 topic test
Name: Foundation Unit 13 topic test Date: Time: 60 minutes Total marks available: 51 Total marks achieved: Questions Q1. Here is a fair 6-sided spinner. Jack will spin the spinner once. The spinner will
More informationREASONS FOR THE DEVELOPMENT
7 Series 7 Series +24VDC VDC OUTPUT MICROPROCESS. E P IN EXH OUT 7 Series 7 ø,8 8 7 Series 9 5 8 9 7 Series Display features The proportional regulator has a 3 /2 digit display and a three-pushbutton
More informationComputing s Energy Problem:
Computing s Energy Problem: (and what we can do about it) Mark Horowitz Stanford University horowitz@ee.stanford.edu 1 of 46 Everything Has A Computer Inside 2of 46 The Reason is Simple: Moore s Law Made
More informationliving with the lab control of salinity 2012 David Hall
control of salinity 2012 David Hall General Idea The objective is to keep the salinity close to a setpoint which will provided by your instructor The salinity sensor measures the analog voltage output
More informationA CO 2 Waveform Simulator For Evaluation and Testing of Respiratory Gas Analyzers
2011 ROCKY MOUNTAIN NASA SPACE GRANT CONSORTIUM 1 A CO 2 Waveform Simulator For Evaluation and Testing of Respiratory Gas Analyzers Christina Long, and Joseph Orr, Ph.D. Department of Bioengineering, University
More informationTorMinal. Operating instructions V OCE-Rev.L_EN
TorMinal Operating instructions 1-138 3800-20310V001-112016-0-OCE-Rev.L_EN Table of contents General Information... 4 Symbols... 4 General safety instructions... 4 Safety information for batteries... 4
More informationTouch on the New button to create the new implement.
When you need to set up a new implement, touch on the Run Screen and the usual page will open. Touch on the Switch button for you implement & see if the required implement is there, if not, you will have
More informationInstallation, operating and maintenance Instructions for Seemag bypass level indicator
Issue: S Date: 05-09-14 Type G35 General information The Seetru bypass magnetic level indicator, abbreviate SEEMAG, serves to show the filling level of fluids in tanks, basins, tubes etc. The Seemag operates
More informationD-Case Modeling Guide for Target System
D-Case Modeling Guide for Target System 1/32 Table of Contents 1 Scope...4 2 Overview of D-Case and SysML Modeling Guide...4 2.1 Background and Purpose...4 2.2 Target System of Modeling Guide...5 2.3 Constitution
More informationThree-Dimensional Ray-Cast Pong
Three-Dimensional Ray-Cast Pong Richard Hughes Elizabeth Power! Overview What is Pong? Traditional Pong is a two-dimensional game that simulates table tennis. The player controls a paddle by moving it
More informationSoft Systems. Log Flume - 1. Enter Specification. Activity One ACTIVITIES. Help. for Logicator
Log Flume - 1 ACTIVITIES These sheets present a series of activities for building your own programs to control the Log Flume Soft System. Together, they build into a complete control system for the log
More informationAP Statistics Midterm Exam 2 hours
AP Statistics Midterm Exam 2 hours Name Directions: Work on these sheets only. Read each question carefully and answer completely but concisely (point values are from 1 to 3 points so no written answer
More informationLeakage Current Testing Is it right for your application?
Leakage Current Testing Is it right for your application? Introduction The Leakage Current test (LCT for short) is most often specified to be performed as a type test in a design or engineering laboratory
More informationA 64 Bit Pipeline Based Decimal Adder Using a New High Speed BCD Adder
A 64 Bit Pipeline Based Decimal Adder Using a New High Speed BCD Adder Rahul Jain 1, Khushboo Singh 2, Ghanshyam Jangid 3 1 Assistant Professor GIT College Jaipur, Rajasthan, India 2 M.Tech Student, Suresh
More informationAsynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs
60A CY7C460A/CY7C462A Features Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs Functional Description High-speed, low-power, first-in first-out (FIFO) memories 8K x 9 FIFO (CY7C460A) 16K x 9 FIFO (CY7C462A)
More informationCOMPRESSOR PACK SUCTION CONTROLLER TYPE: LP41x
Electrical Installation Requirements Care should be taken to separate the power and signal cables to prevent electrical interference and possible damage due to inadvertent connection. SUPPLY E L N LN2
More informationPost-Placement Functional Decomposition for FPGAs
Post-Placement Functional Decomposition for FPGAs Valavan Manohararajah, Deshanand P. Singh, Stephen D. Brown and Zvonko G. Vranesic Altera Toronto Technology Center 151 Bloor Street West, Suite 200 Toronto,
More information